MAX5168LCCM+T

MAX5168
32-Channel Sample/Hold Amplifier
with a Single Multiplexed Input
4 _______________________________________________________________________________________
Typical Operating Characteristics
(V
DD
= +10V, V
SS
= -5V, V
L
= +5V, V
IN
= +5V, R
L
= , C
L
= 0, AGND = DGND = 0, V
CH
= V
DD
, V
CL
= V
SS
, T
A
= +25°C, unless
otherwise noted.)
0
0.4
0.2
1.0
0.8
0.6
1.2
1.4
1.8
1.6
2.0
-4 -2 -1-3 01234567
DROOP RATE vs. INPUT VOLTAGE
MAX5168 TOC 01
INPUT VOLTAGE (V)
DROOP RATE (mV/s)
0
10
30
20
40
50
-40 10-15 35 60 85
DROOP RATE vs. TEMPERATURE
MAX5168 TOC 02
TEMPERATURE (°C)
DROOP RATE (mV/s)
0
-40
-20
-80
-60
-100
-120
0.1 101 100 1000 10,000
POWER-SUPPLY REJECTION RATIO
SAMPLE MODE
MAX5168 TOC 03
FREQUENCY (kHz)
PSRR (dB)
NEGATIVE SUPPLY (V
SS
)
POSITIVE SUPPLY (V
DD
)
0
-40
-20
-80
-60
-100
-120
0.1 101 100 1000 10,000
POWER-SUPPLY REJECTION RATIO
HOLD MODE
MAX5168 TOC 04
FREQUENCY (kHz)
PSRR (dB)
NEGATIVE SUPPLY (V
SS
)
POSITIVE SUPPLY (V
DD
)
0
-20
-140
-60
-40
-80
-100
-120
-160
-4 -2 -1 0-3 1 2 54637
HOLD STEP vs. INPUT VOLTAGE
MAX5168 TOC 05
INPUT VOLTAGE (V)
HOLD STEP (µV)
80
90
85
100
95
115
110
105
120
-55 -15-35 5 25 45 65 85
HOLD STEP vs. TEMPERATURE
MAX5168 TOC 06
TEMPERATURE (°C)
HOLD STEP (µV)
-5.0
-4.6
-4.8
-4.0
-4.2
-4.4
-3.8
-3.6
-3.2
-3.4
-3.0
-4 -2 -1-3 01234567
OFFSET VOLTAGE vs. INPUT VOLTAGE
MAX5168 TOC 07
INPUT VOLTAGE (V)
OFFSET VOLTAGE (mV)
-7
-5
-6
-3
-4
-1
-2
0
-40 10-15 356085
OFFSET VOLTAGE vs. TEMPERATURE
MAX5168 TOC 08
TEMPERATURE (°C)
OFFSET VOLTAGE (mV)
MAX5168
32-Channel Sample/Hold Amplifier
with a Single Multiplexed Input
_______________________________________________________________________________________ 5
NAME FUNCTION
1 ADDR2 Bit 2 of the Address Decoder
2 ADDR3 Bit 3 of the Address Decoder
PIN
3 ADDR4 Bit 4 of the Address Decoder
4 SELECT
Enables the S/H pin. The polarity of SELECT is determined by the state of the CONFIG pin. If CONFIG
is low, then SELECT is active-high. If CONFIG is high, then SELECT is active-low. When SELECT is not
in its active state, all 32 channels are in hold mode independent of the S/H pin.
8 DGND Digital GND
7 V
L
+5V Logic Supply
6 CONFIG Sets the polarity of the SELECT pin.
5
S/H
Puts the selected channel into sample mode when low. Places all channels into hold mode when high.
12, 13 N.C. No connection. Not internally connected.
11 IN Input Pin
10 AGND Analog GND
9 V
SS
-5V Analog Supply
Pin Description
47 ADDR0 Bit 0 of the Address Decoder
31–46 OUT16–OUT31 Outputs 16–31 Pins
30 V
DD
+10V Analog Supply
14–29 OUT0–OUT15 Outputs 0–15 Pins
48 ADDR1 Bit 1 of the Address Decoder
MAX5168
Detailed Description
Digital Interface
The MAX5168 has three logic control inputs and five
address lines. The address lines are inputs to a demul-
tiplexer that selects one of the 32 outputs in a standard
addressing scheme (Table 1). The analog input is con-
nected to the addressed sample/hold when directed by
the control logic (Table 2).
The three logic control lines determine the state of the
addressed sample/hold. The normal circuit connection
for this device is to hardwire CONFIG and SELECT to
opposing logic voltages. When SELECT and CONFIG
are in opposite states (one high and the other low), the
five address lines select one of the sample/holds. Use
the S/H line to place the selected channel into sample
or hold mode. The other 31 channels will remain in hold
mode.
If an active-high sampling mode is desired, tie S/H and
CONFIG low. In this case, SELECT controls the
addressed channel with a high state putting that chan-
nel into sample mode.
The SELECT and CONFIG pins allow the design of a
virtual 64-channel device using two of the MAX5168s.
See the Applications Information section for more infor-
mation about 64-plus output addressing schemes.
Sample/Hold
The MAX5168 contains 32 buffered sample/hold circuits
with internal hold capacitors. Internal hold capacitors
minimize leakage current, dielectric absorption,
feedthrough, and required board space. The value of
the hold capacitor affects acquisition time and droop
rate. Smaller capacitance allows faster acquisition
times but increases the droop rate. Larger values
increase hold acquisition time. The hold capacitor used
in the MAX5168 provides fast 2.5µs (typ) acquisition
time while maintaining a relatively low 1mV/s (typ)
droop rate, making the sample/hold ideal for high-
speed sampling.
Sample Mode
When SELECT and CONFIG are in opposing logic states,
the S/H line controls the mode of operation. Sample mode
is entered when S/H is low. During sample mode, the
32-Channel Sample/Hold Amplifier
with a Single Multiplexed Input
6 _______________________________________________________________________________________
MAX5168
SW1
CS
SW2 SW30 SW31
ADDR0ADDR4
S/H
SELECT
CONFIG
IN
OUT0
OUT1
OUT30
OUT31
Figure 1. Functional Diagram

MAX5168LCCM+T

Mfr. #:
Manufacturer:
Maxim Integrated
Description:
IC OPAMP SAMPLE HOLD 48LQFP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet