CD4069UBCSJ

© 2002 Fairchild Semiconductor Corporation DS005975 www.fairchildsemi.com
October 1987
Revised April 2002
CD4069UBC Inverter Circuits
CD4069UBC
Inverter Circuits
General Description
The CD4069UB consists of six inverter circuits and is man-
ufactured using complementary MOS (CMOS) to achieve
wide power supply operating range, low power consump-
tion, high noise immunity, and symmetric controlled rise
and fall times.
This device is intended for all general purpose inverter
applications where the special characteristics of the
MM74C901, MM74C907, and CD4049A Hex Inverter/Buff-
ers are not required. In those applications requiring larger
noise immunity the MM74C14 or MM74C914 Hex Schmitt
Trigger is suggested.
All inputs are protected from damage due to static dis-
charge by diode clamps to V
DD
and V
SS
.
Features
Wide supply voltage range: 3.0V to 15V
High noise immunity: 0.45 V
DD
typ.
Low power TTL compatibility: Fan out of 2 driving 74L
or 1 driving 74LS
Equivalent to MM74C04
Ordering Code:
Device also available in Tape and Reel. Specify by appending suffix “X” to the ordering code.
Connection Diagram Schematic Diagram
Order Number Package Number Package Description
CD4069UBCM M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4069UBCSJ M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
CD4069UBCN N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
www.fairchildsemi.com 2
CD4069UBC
Absolute Maximum Ratings(Note 1)
(Note 2)
Recommended Operating
Conditions
(Note 2)
Note 1: Absolute Maximum Ratings are those values beyond which the
safety of the device cannot be guaranteed. They are not meant to imply
that the devices should be operated at these limits. The table of Recom-
mended Operating Conditions and Electrical Characteristics table provide
conditions for actual device operation.
Note 2: V
SS
= 0V unless otherwise specified.
DC Electrical Characteristics (Note 3)
Note 3: V
SS
= 0V unless otherwise specified.
Note 4: I
OH
and I
OL
are tested one output at a time.
DC Supply Voltage (V
DD
) 0.5V to +18 V
DC
Input Voltage (V
IN
) 0.5V to V
DD
+0.5 V
DC
Storage Temperature Range (T
S
) 65°C to +150°C
Power Dissipation (P
D
)
Dual-In-Line 700 mW
Small Outline 500 mW
Lead Temperature (T
L
)
(Soldering, 10 seconds) 260
°C
DC Supply Voltage (V
DD
) 3V to 15V
DC
Input Voltage (V
IN
)0V to V
DD
V
DC
Operating Temperature Range (T
A
) 55°C to +125°C
Symbol Parameter Conditions
55°C +25°C +125°C
Units
Min Max Min Typ Max Min Max
I
DD
Quiescent Device Current V
DD
= 5V, 0.25 0.25 7.5
µA
V
IN
= V
DD
or V
SS
V
DD
= 10V, 0.5 0.5 15
V
IN
= V
DD
or V
SS
V
DD
= 15V, 1.0 1.0 30
V
IN
= V
DD
or V
SS
V
OL
LOW Level Output Voltage |I
O
| < 1 µA
V
DD
= 5V 0.05 0 0.05 0.05
VV
DD
= 10V 0.05 0 0.05 0.05
V
DD
= 15V 0.05 0 0.05 0.05
V
OH
HIGH Level Output Voltage |I
O
| < 1 µA
V
DD
= 5V 4.95 4.95 5 4.95
VV
DD
= 10V 9.95 9.95 10 9.95
V
DD
= 15V 14.95 14.95 15 14.95
V
IL
LOW Level Input Voltage |I
O
| < 1 µA
V
DD
= 5V, V
O
= 4.5V 1.0 1.0 1.0
VV
DD
= 10V, V
O
= 9V 2.0 2.0 2.0
V
DD
= 15V, V
O
= 13.5V 3.0 3.0 3.0
V
IH
HIGH Level Input Voltage |I
O
| < 1 µA
V
DD
= 5V, V
O
= 0.5V 4.0 4.0 4.0
VV
DD
= 10V, V
O
= 1V 8.0 8.0 8.0
V
DD
= 15V, V
O
= 1.5V 12.0 12.0 12.0
I
OL
LOW Level Output Current V
DD
= 5V, V
O
= 0.4V 0.64 0.51 0.88 0.36
mA(Note 4) V
DD
= 10V, V
O
= 0.5V 1.6 1.3 2.25 0.9
V
DD
= 15V, V
O
= 1.5V 4.2 3.4 8.8 2.4
I
OH
HIGH Level Output Current V
DD
= 5V, V
O
= 4.6V 0.64 0.51 0.88 0.36
mA(Note 4) V
DD
= 10V, V
O
= 9.5V 1.6 1.3 2.25 0.9
V
DD
= 15V, V
O
= 13.5V 4.2 3.4 8.8 2.4
I
IN
Input Current V
DD
= 15V, V
IN
= 0V 0.1 10
5
0.1 1.0
µA
V
DD
= 15V, V
IN
= 15V 0.1 10
5
0.1 1.0
3 www.fairchildsemi.com
CD4069UBC
AC Electrical Characteristics (Note 5)
T
A
= 25°C, C
L
= 50 pF, R
L
= 200 k, t
r
and t
f
20 ns, unless otherwise specified
Note 5: AC Parameters are guaranteed by DC correlated testing.
Note 6: C
PD
determines the no load AC power consumption of any CMOS device. For complete explanation, see Family Characteristics application note
AN-90.
AC Test Circuits and Switching Time Waveforms
Symbol Parameter Conditions Min Typ Max Units
t
PHL
or t
PLH
Propagation Delay Time from V
DD
= 5V 50 90
nsInput to Output V
DD
= 10V 30 60
V
DD
= 15V 25 50
t
THL
or t
TLH
Transition Time V
DD
= 5V 80 150
nsV
DD
= 10V 50 100
V
DD
= 15V 40 80
C
IN
Average Input Capacitance Any Gate 6 15 pF
C
PD
Power Dissipation Capacitance Any Gate (Note 6) 12 pF

CD4069UBCSJ

Mfr. #:
Manufacturer:
ON Semiconductor / Fairchild
Description:
Inverters Inverter Circuits
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet