Expand menu
Hello, Sign in
My Account
0
Cart
Home
Products
Sensors
Semiconductors
Passive Components
Connectors
Power
Electromechanical
Optoelectronics
Circuit Protection
Integrated Circuits - ICs
Main Products
Manufacturers
Blog
Services
About OMO
About Us
Contact Us
Check Stock
X28HC256JIZ-12
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
P16-P18
P19-P19
X28HC256
7
FN
810
8
.5
August 2
7, 2015
Submit Document Feedback
WE
Controlled W
rite Cycle
CE
Controlled W
rite Cycle
S
ADDRESS
t
AS
t
WC
t
AH
t
OES
t
DS
t
DH
t
OEH
CE
WE
OE
DA
T
A IN
DA
T
A OUT
HIGH Z
DA
T
A V
ALID
t
CS
t
CH
t
WP
FIGURE 4.
WE
CONTROLLED WRITE CYCLE
ADDRESS
t
AS
t
OEH
t
WC
t
AH
t
OES
t
CS
t
DS
t
DH
t
CH
CE
WE
OE
DA
T
A IN
DA
T
A OUT
HIGH Z
DA
T
A V
ALID
t
CW
FIGURE 5.
CE
CONTROLLED WR
ITE CYCLE
X28HC256
8
FN
810
8
.5
August 2
7, 2015
Submit Document Feedback
Page W
rite Cycle
WE
OE
LAST BYTE
BYTE 0
BYTE 1
BYTE 2
BYTE n
BYTE n + 1
BYTE n + 2
t
WP
t
WPH
t
BLC
t
WC
CE
ADDRESS
I/O
OE
(
Note 13
)
(
Note 14
,
15
)
NOTES:
13.
Between successive b
yte writ
es within a page write operation, OE
can be strobed L
OW
:
e.g. this can be done wi
th CE
and W
E
HIGH to fetch data
from another memor
y device within the system for the next write; or with WE
HIGH and CE
LOW effectively performing a polling operation.
14.
The timings shown abov
e are unique to page writ
e operations. In
dividual byte
load operations within the page
write must conf
orm to either the CE
or WE
controlled write cycle
timing.
15.
For each successive write within the page writ
e operation, A7 to
A15 should be the same or
writes t
o an unknown address coul
d occur
.
FIGURE 6.
P
AGE WRITE CY
CLE
X28HC256
9
FN
810
8
.5
August 2
7, 2015
Submit Document Feedback
DAT
A
Polling Timing Diagram
(
Not
e 16
)
T
oggle Bit Timing Diagram
(
Note
16
)
ADDRESS
A
n
D
IN
= X
t
WC
t
OEH
t
OES
CE
WE
OE
I/O
7
t
DW
A
n
A
n
D
OUT
= X
D
OUT
= X
FIGURE
6.
DA
T
A
POLLING TIMI
NG DIAGRAM
CE
OE
WE
I/O
6
t
OES
t
DW
t
WC
t
OEH
HIGH Z
(
Note 17
)
(
Note 17
)
NOTES:
16.
Polling operations are by definition read cycl
es and are therefore subject to read cycl
e timings.
17.
I
/
O
6
beginning and ending state wil
l vary, depend
ing upon actual t
WC
.
FIGURE 7
.
TO
GGLE BIT TIMING DIAGRAM
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
P16-P18
P19-P19
X28HC256JIZ-12
Mfr. #:
Buy X28HC256JIZ-12
Manufacturer:
Renesas / Intersil
Description:
EEPROM 32K X 8 EEPROM,CMOS,HIGH SPEED,32LD PLCC,IND.,120NS, PB FREE
Lifecycle:
New from this manufacturer.
Delivery:
DHL
FedEx
Ups
TNT
EMS
Payment:
T/T
Paypal
Visa
MoneyGram
Western
Union
Products related to this Datasheet
X28HC256PIZ-90
X28HC256PZ-90
X28HC256JIZ-15
X28HC256JIZ-12
X28HC256J-90
X28HC256JIZ-12T1
X28HC256JIZ-90
X28HC256JIZ-90T1