74ALVC00 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet Rev. 3 — 16 May 2014 9 of 14
NXP Semiconductors
74ALVC00
Quad 2-input NAND gate
Fig 9. Package outline SOT402-1 (TSSOP14)
81,7 $

$

$

E
S
F '

(
 
H +
(
/ /
S
4 =\ZY ș
5()(5(1&(6
287/,1(
9(56,21
(8523($1
352-(&7,21
,668('$7(
,(& -('(& -(,7$
PP





















R
R
 
',0(16,216PPDUHWKHRULJLQDOGLPHQVLRQV
1RWHV
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
3ODVWLFLQWHUOHDGSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG


627 02


Z 0
E
S
'
=
H

 


ș
$
$

$

/
S
4
GHWDLO;
/
$

+
(
(
F
Y 0
$
;
$
\
  PP
VFDOH
76623SODVWLFWKLQVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP
627
$
PD[

SLQLQGH[
74ALVC00 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet Rev. 3 — 16 May 2014 10 of 14
NXP Semiconductors
74ALVC00
Quad 2-input NAND gate
Fig 10. Package outline SOT762-1 (DHVQFN14)
WHUPLQDO
LQGH[DUHD

$

(
K
E
81,7
\H

F
5()(5(1&(6
287/,1(
9(56,21
(8523($1
352-(&7,21
,668('$7(
,(& -('(& -(,7$
PP


'
K


\





H






 
',0(16,216PPDUHWKHRULJLQDOGLPHQVLRQV
627 02 


/

Y

Z
  PP
VFDOH
627
'+94)1SODVWLFGXDOLQOLQHFRPSDWLEOHWKHUPDOHQKDQFHGYHU\WKLQTXDGIODWSDFNDJHQROHDGV
WHUPLQDOVERG\[[PP
$

PD[
$
$

F
GHWDLO;
\
\

&
H
/
(
K
'
K
H
H

E
 
 




;
'
(
&
% $


WHUPLQDO
LQGH[DUHD
$&
&
%
Y 0
Z 0
(

1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
'

74ALVC00 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet Rev. 3 — 16 May 2014 11 of 14
NXP Semiconductors
74ALVC00
Quad 2-input NAND gate
13. Abbreviations
14. Revision history
Table 10. Abbreviations
Acronym Description
CDM Charged Device Model
DUT Device Under Test
ESD ElectroStatic Discharge
HBM Human Body Model
MM Machine Model
TTL Transistor-Transistor Logic
Table 11. Revision history
Document ID Release date Data sheet status Change notice Supersedes
74ALVC00 v.3 20140516 Product data sheet - 74ALVC00 v.2
The format of this data sheet has been redesigned to comply with the new identity guidelines
of NXP Semiconductors.
Legal texts have been adapted to the new company name where appropriate.
74ALVC00 v.2 20030514 Product specification - 74ALVC00 v.1
74ALVC00 v.1 20030206 Product specification - -

74ALVC00D,112

Mfr. #:
Manufacturer:
Nexperia
Description:
Logic Gates 3.3V QUAD 2-INPUT
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union