7
LT1241 Series
PI
U
FU
U
C
U
S
O
TI
COMP (Pin 1): Compensation Pin. This pin is the output of
the Error Amplifier and is made available for loop compen-
sation. It can also be used to adjust the maximum value of
the current sense clamp voltage to less than 1V. This pin
can source a minimum of 0.5mA (0.8mA typ) and sink a
minimum of 2mA (4mA typ)
FB (Pin 2) Voltage Feedback Pin. This pin is the inverting
input of the error amplifier. The output voltage is normally
fed back to this pin through a resistive divider. The non-
inverting input of the error amplifier is internally commit-
ted to a 2.5V reference point.
I
SENSE
(Pin 3): Current Sense Pin. This is the input to the
current sense comparator. The trip point of the compara-
tor is set by, and is proportional to, the output voltage of
the Error Amplifier.
R
T
/C
T
(Pin 4): The oscillator frequency and the deadtime
are set by connecting a resistor (R
T
) from V
REF
to R
T
/C
T
and a capacitor (C
T
) from R
T
/C
T
to GND.
The rise time of the oscillator waveform is set by the RC
time constant of R
T
and C
T
. The fall time, which is equal to
the output deadtime, is set by a combination of the RC time
constant and the oscillator sink current (8.2mA typ).
GND (Pin 5): Ground.
OUTPUT (Pin 6): This pin is the output of a high current
totem pole output stage. It is capable of driving up to ±1A
of current into a capacitive load such as the gate of a
MOSFET.
V
CC
(Pin 7): This pin is the positive supply of the control
IC.
V
REF
(Pin 8): Reference. This is the reference output of the
IC. The reference output is used to supply charging current
to the external timing resistor R
T
. The reference provides
biasing to a large portion of the internal circuitry, and is
used to generate several internal reference levels includ-
ing the V
FB
level and the current sense clamp voltage.
U
S
A
O
PP
L
IC
AT
I
WU
U
I FOR ATIO
MINIMUM
START-UP OPERATING MAXIMUM
DEVICE THRESHOLD VOLTAGE DUTY CYCLE REPLACES
LT1241 9.6V 7.6V 50% NONE
LT1242 16V 10V 100% UC1842
LT1243 8.4V 7.6V 100% UC1843
LT1244 16V 10V 50% UC1844
LT1245 8.4V 7.6V 50% UC1845
Oscillator
The LT1241 series devices are fixed frequency current
mode pulse width modulators. The oscillator frequency
and the oscillator discharge current are both trimmed and
tightly specified to minimize the variations in frequency
and deadtime. The oscillator frequency is set by choosing
a resistor and capacitor combination, R
T
and C
T
. This RC
combination will determine both the frequency and the
maximum duty cycle. The resistor R
T
is connected from
V
REF
(Pin 8) to the R
T
/C
T
pin (Pin 4). The capacitor C
T
is
connected from the R
T
/C
T
pin to ground. The charging
current for C
T
is determined by the value of R
T
. The
discharge current for C
T
is set by the difference between
the current supplied by R
T
and the discharge current of the
LT124X. The discharge current of the device is trimmed to
8.2mA. For large values of R
T
discharge time will be
determined by the discharge current of the device and the
value of C
T
. As the value of R
T
is reduced it will have more
effect on the discharge time of C
T
. During an oscillator
cycle capacitor C
T
is charged to approximately 2.8V and
discharged to approximately 1.1V. The output is enabled
during the charge time of C
T
and disabled, in an off state,
during the discharge time of C
T
. The deadtime of the circuit
is equal to the discharge time of C
T
. The maximum duty
cycle is limited by controlling the deadtime of the oscilla-
tor. There are many combinations of R
T
and C
T
that will
yield a given oscillator frequency, however there is only
one combination that will yield a specific deadtime at that
frequency. Curves of oscillator frequency and deadtime
LT1241 Series
8
for various values of R
T
and C
T
appear in the Typical
Performance Characteristics section. Frequency and
deadtime can also be calculated using the following
formulas:
Oscillator Rise Time: t
r
= 0.583 • RC
U
S
A
O
PP
L
IC
AT
I
WU
U
I FOR ATIO
Oscillator Discharge Time:
Oscillator Frequency:
Oscillator Period: T
OSC
= t
r
+ t
d
frequency for LT1241, LT1244 and LT1245. The oscillator
of LT1241 series devices will run at frequencies up to
1MHz, allowing 500kHz output switching frequencies for
all devices.
Error Amplifier
The LT1241 series of devices contain a fully compensated
error amplifier with a DC gain of 90dB and a unity-gain
frequency of 1MHz. Phase margin at unity-gain is 80°. The
noninverting input is internally committed to a 2.5V refer-
ence point derived from the 5V reference of Pin 8. The
inverting input (Pin 2) and the output (Pin 1) are made
available to the user. The output voltage in a regulator
circuit is normally fed back to the inverting input of the
error amplifier through a resistive divider.
The output of the error amplifier is made available for
external loop compensation. The output current of the
error amplifier is limited to approximately 0.8mA sourcing
and approximately 6mA sinking. In a current mode PWM
the peak switch current is a function of the output voltage
of the error amplifier. In the LT1241 series devices the
output of the error amplifier is offset by two diodes (1.4V
at 25°C), divided by a factor of three, and fed to the
inverting input of the current sense comparator. For error
amplifier output voltages less than 1.4V the duty cycle of
the output stage will be zero. The maximum offset that can
appear at the current sense input is limited by a 1V clamp.
This occurs when the error amplifier output reaches 4.4V
at 25°C.
The output of the error amplifier can be clamped below
4.4V in order to reduce the maximum voltage allowed
across the current sensing resistor to less than 1V. The
supply current will increase by the value of the output
source current when the output voltage of the error
amplifier is clamped.
t
RC
R
d
=
()
346
0 0164 11 73
.
..
f
T
OSC
OSC
=
1
Maximum Duty Cycle:
LT1241, LT1244, LT1245
D
t
T
Tt
T
MAX
r
OSC
OSC d
OSC
==
22
LT1242, LT1243
The above formulas will give values that will be accurate
to approximately ±5%, at the oscillator, over the full
operating frequency range. This is due to the fact that the
oscillator trip levels are constant versus frequency and the
discharge current and initial oscillator frequency are
trimmed. Some fine adjustment may be required to achieve
more accurate results. Once the final R
T
/C
T
combination is
selected the oscillator characteristics will be repeatable
from device to device. Note that there will be some slight
differences between maximum duty cycle at the oscillator
and maximum duty cycle at the output due to the finite rise
and fall times of the output.
The output switching frequency will be equal to the
oscillator frequency for LT1242 and LT1243. The output
switching frequency will be equal to one-half the oscillator
D
t
T
Tt
T
MAX
r
OSC
OSC d
OSC
==
9
LT1241 Series
U
S
A
O
PP
L
IC
AT
I
WU
U
I FOR ATIO
change in the error amplifier output voltage. The threshold
voltage will be 0.333V for an error amplifier voltage of
2.4V. To reduce the maximum current sense threshold to
less than 1V the error amplifier output should be clamped
to less than 4.4V.
Blanking
A unique feature of the LT1241 series devices is the built-
in blanking circuit at the output of the current sense
comparator. A common problem with current mode
PWM circuits is erratic operation due to noise at the
current sense input. The primary cause of noise problems
is the leading edge current spike due to transformer
interwinding capacitance and diode reverse recovery
time. This current spike can prematurely trip the current
sense comparator causing an instability in the regulator
circuit. A filter at the current sense input is normally
required to eliminate this instability.
This filter will in turn slow down the current sense loop.
A slow current sense loop will increase the minimum pulse
width which will increase the short-circuit current in an
overload condition. The LT1241 series devices blank (lock
out) the signal at the output of the current sense compara-
tor for a fixed amount of time after the switch is turned on.
This effectively prevents the PWM latch from tripping due
to the leading edge current spike.
The blanking time will be a function of the voltage at the
feedback pin (Pin 2). The blanking time will be 100ns for
normal operating conditions (V
FB
= 2.5V). The blanking
time goes to zero as the feedback pin is pulled to 0V. This
means that the blanking time will be minimized during
start-up and also during an output short-circuit fault. This
blanking circuit eliminates the need for an input filter at the
current sense input except in extreme cases. Eliminating
the filter allows the current sense loop to operate with
minimum delays, reducing peak currents during fault
conditions.
Current Sense Comparator and PWM Latch
LT1241 series devices are current mode controllers.
Under normal operating conditions the output (Pin 6) is
turned on at the start of every oscillator cycle, coincident
with the rising edge of the oscillator waveform. The output
is then turned off when the current reaches a threshold
level proportional to the error voltage at the output of the
error amplifier. Once the output is turned off it is latched
off until the start of the next cycle. The peak current is thus
proportional to the error voltage and is controlled on a
cycle by cycle basis. The peak switch current is normally
sensed by placing a sense resistor in the source lead of the
output MOSFET. This resistor converts the switch current
to a voltage that can be fed into the current sense input. For
normal operating conditions the peak inductor current,
which is equal to the peak switch current, will be equal to:
I
VV
R
PK
PIN
S
=
()
()
1
14
3
.
During fault conditions the maximum threshold voltage at
the input of the current sense comparator is limited by the
internal 1V clamp at the inverting input. The peak switch
current will be equal to:
I
V
R
PK MAX
S
()
.
=
10
In certain applications, such as high power regulators, it
may be desirable to limit the maximum threshold voltage
to less than 1V in order to limit the power dissipated in the
sense resistor or to limit the short-circuit current of the
regulator circuit. This can be accomplished by clamping
the output of the error amplifier. A voltage level of
approximately 1.4V at the output of the error amplifier will
give a threshold voltage of 0V. A voltage level of approxi-
mately 4.4V at the output of the error amplifier will give
a threshold level of 1V. Between 1.4V and 4.4V the
threshold voltage will change by a factor of one-third of the

LT1244CS8#TRPBF

Mfr. #:
Manufacturer:
Analog Devices / Linear Technology
Description:
Switching Controllers Hi Speed C Mode Pulse Width Mods
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union