74HC194 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.
Product data sheet Rev. 3 — 29 November 2016 10 of 17
NXP Semiconductors
74HC194
4-bit bidirectional universal shift register
Measurement points are given in Table 8.
The shaded areas indicate when the input is permitted to
change for predictable output performance.
Measurement points are given in Table 8.
The shaded areas indicate when the input is permitted to
change for predictable output performance.
Fig 10. The set-up and hold times from the data inputs
(Dn, DSR and DSL) to the clock (CP)
Fig 11. The set-up and hold times from the mode
control inputs (Sn) to the clock input
DDD
&3LQSXW
9
,
9
,
*1'
*1'
'Q'65'6/
LQSXW
9
0
9
0
W
K
W
K
W
VX
W
VX
DDD
9
,
9
,
*1'
*1'
66
LQSXW
&3
LQSXW
9
0
9
0
W
K
W
K
W
VX
W
VX
Table 8. Measurement points
Input Output
V
M
V
I
V
M
0.5 V
CC
GND to V
CC
0.5 V
CC
74HC194 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.
Product data sheet Rev. 3 — 29 November 2016 11 of 17
NXP Semiconductors
74HC194
4-bit bidirectional universal shift register
Test data is given in Table 9.
Test circuit definitions:
R
T
= Termination resistance should be equal to output impedance Z
o
of the pulse generator
C
L
= Load capacitance including jig and probe capacitance
R
L
= Load resistance.
S1 = Test selection switch
Fig 12. Test circuit for measuring switching times
9
0
9
0
W
:
W
:


9
9
,
9
,
QHJDWLYH
SXOVH
SRVLWLYH
SXOVH
9
9
0
9
0


W
I
W
U
W
U
W
I
DDG
'87
9
&&
9
&&
9
,
9
2
5
7
5
/
6
&
/
RSHQ
*
Table 9. Test data
Input Load S1 position
V
I
t
r
, t
f
C
L
R
L
t
PHL
, t
PLH
V
CC
6 ns 15 pF, 50 pF 1 k open
74HC194 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.
Product data sheet Rev. 3 — 29 November 2016 12 of 17
NXP Semiconductors
74HC194
4-bit bidirectional universal shift register
12. Package outline
Fig 13. Package outline SOT109-1 (SO16)
;
Z 0
ș
$
$

$

E
S
'
+
(
/
S
4
GHWDLO;
(
=
H
F
/
Y 0
$
$

$




\
SLQLQGH[
81,7
$
PD[
$

$

$

E
S
F '

(
 
H +
(
/ /
S
4 =\ZY ș
5()(5(1&(6
287/,1(
9(56,21
(8523($1
352-(&7,21
,668('$7(
,(& -('(& -(,7$
PP
LQFKHV























R
R
 
',0(16,216LQFKGLPHQVLRQVDUHGHULYHGIURPWKHRULJLQDOPPGLPHQVLRQV
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPLQFKPD[LPXPSHUVLGHDUHQRWLQFOXGHG


627


( 06

























 


  PP
VFDOH
62SODVWLFVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP
627

74HC194DB,112

Mfr. #:
Manufacturer:
Nexperia
Description:
Counter Shift Registers 4BIT BIDIRCTIONL S/R
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet