74HC_HCT597 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet Rev. 3 — 15 April 2014 13 of 23
NXP Semiconductors
74HC597; 74HCT597
8-bit shift register with input flip-flops
Measurement points are given in Table 8.
V
OL
and V
OH
are typical voltage output levels that occur with the output load.
Fig 9. input (MR) to (Q), output propagation delays and (MR) pulse width
W
:
W
3+/
9
,
*1'
9
2+
9
2/
4RXWSXW
05LQSXW
9
0
9
0
DDD
Measurement points are given in Table 8.
V
OL
and V
OH
are typical voltage output levels that occur with the output load.
Fig 10. Input (PL) to (Q), output propagation delays, PL pulse width and output transition times
PD[
W
:
W
3/+
W
3+/
9
,
*1'
9
2+
9
2/
W
7+/
W
7/+
Measurement points are given in Table 8.
Fig 11. Input (MR) to shift clock (SHCP) and storage clock (STCP) recovery times
W
UHF
,
*1'
9
,
*1'
LQSXW
05LQSXW
9
0
9
0