73S8024RN Data Sheet DS_8024RN_020
6 Rev. 2
MICROCONTROLLER INTERFACE
Command VCC (negative assertion): Logic low on this pin
causes the LDO regulator to ramp the V
CC
supply to the
card and initiates a card activation sequence, if a card is
5 volt / 3 volt card selection: Logic one selects 5 volts for
V
CC
and card interface, logic low selects 3 volt operation.
When the part is to be used with a single card voltage,
this pin should be tied to either GND or V
DD
. However, it
includes a high impedance pull-up resistor to default this
pin high (selection of 5V card) when not connected.
Stops the card clock signal during a card session when
set high (card clock STOP mode). Internal pull-down
resistor allows this pin to be left as an open circuit if the
clock STOP mode is not used.
Sets the logic level of the card clock STOP mode when
the clock is de-activated by setting pin 7 high. Logic low
selects card STOP low. Logic high selects card STOP
high. Internal pull-down resistor allows this pin to be left
as an open circuit if the clock STOP mode is not used.
CLKDIV2
2
19
30
Sets the divide ratio from the XTAL oscillator (or external
clock input) to the card clock. These pins include
pull-down resistors.
CLKDIV1 CLKDIV2 CLOCK RATE
0 0 XTALIN/8
0 1 XTALIN/4
1 1 XTALIN/2
Interrupt signal to the processor. Active Low - Multi-
function indicating fault conditions and card presence.
Open drain output configuration. It includes an internal
Reset Input: This signal is the reset command to the card.
System controller data I/O to/from the card. Includes a
pull-up resistor to V
DD.
System controller auxiliary data I/O to/from the card.
Includes a pull-up resistor to V
DD.
System controller auxiliary data I/O to/from the card.
Includes a pull-up resistor to V
DD.