LT6553CGN#TRPBF

LT6553
7
6553f
EN (Pin 1): Enable Control Pin. An internal pull-up resistor
of 46k defines the pin’s impedance and will turn the part off
if the pin is unconnected. When the pin is pulled low, the
part is enabled.
DGND (Pin 2): Digital Ground Reference for Enable Pin.
This pin is normally connected to ground.
INR (Pin 3): Red Channel Input. This pin has a nominal
impedance of 400k and does not have any internal
termination resistor.
AGND (Pin 4): Analog Ground for 370 Gain Resistor of
Red Channel Amplifier.
ING (Pin 5): Green Channel Input. This pin has a nominal
impedance of 400k and does not have any internal
termination resistor.
AGND (Pin 6): Analog Ground Shared for the 370 Gain
Resistors of both Green and Blue Channel Amplifiers.
Additional resistance at this pin will increase the crosstalk
between the green and blue channels.
INB (Pin 7): Blue Channel Input. This pin has a nominal
impedance of 400k and does not have any internal
termination resistor.
V
(Pin 8): Negative Supply Voltage. V
pins are not
internally connected to each other, and must all be con-
nected externally. Proper supply bypassing is necessary
for best performance. See the Applications Information
section.
V
(Pin 9): Negative Supply Voltage for Blue Channel
Output Stage. V
pins are not internally connected to each
other, and must all be connected externally. Proper supply
bypassing is necessary for best performance. See the
Applications Information section.
OUTB (Pin 10): Blue Channel Output. It is twice the blue
channel input, and performs optimally with a 150 load (a
double terminated 75 cable).
V
+
(Pin 11): Positive Supply Voltage for Output Stages of
Amplifiers B and G. V
+
pins are not internally connected to
each other, and must all be connected externally. Proper
supply bypassing is necessary for best performance. See
the Applications Information section.
OUTG (Pin 12): Green Channel Output. It is twice the green
channel input, and performs optimally with a 150 load (a
double terminated 75 cable).
V
(Pin 13): Negative Supply Voltage for Output Stage of
Amplifiers G and R. V
+
pins are not internally connected to
each other, and must all be connected externally. Proper
supply bypassing is necessary for best performance. See
the Applications Information section.
OUTR (Pin 14): Red Channel Output. It is twice the red
channel input, and performs optimally with a 150 load (a
double terminated 75 cable).
V
+
(Pin 15): Positive Supply Voltage for Output Stage R.
V
+
pins are not internally connected to each other, and
must all be connected externally. Proper supply bypassing
is necessary for best performance. See the Applications
Information section.
V
+
(Pin 16): Positive Supply Voltage. V
+
pins are not
internally connected to each other, and must all be con-
nected externally. Proper supply bypassing is necessary
for best performance. See the Applications Information
section.
UU
U
PI FU CTIO S
LT6553
8
6553f
Power Supplies
The LT6553 is optimized for ±5V supplies but can be
operated on as little as ±2.25V or a single 4.5V supply and
as much as ±6V or a single 12V supply. Internally, each
supply is independent to improve channel isolation. Do
not leave any supply pins disconnected or the part may
not function correctly!
Enable/Shutdown
The LT6553 has a TTL compatible shutdown mode con-
trolled by the EN pin and referenced to the DGND pin. If the
amplifier will be enabled at all times, the EN pin can be
connected directly to DGND. If the enable function is
desired, either driving the pin above 2V or allowing the
internal 46k pull-up resistor to pull the EN pin to the top rail
will disable the amplifier. When disabled, the DC output
impedance will rise to approximately 700 through the
internal feedback and gain resistors. Supply current into
the amplifier in the disabled state will be primarily through
V
+
and approximately equal to (V
+
– V
EN
)/46k.
It is important that the two following constraints on the
DGND pin and the EN pin are always followed:
V
+
– V
DGND
3V
V
EN
– V
DGND
5.5V
Split supplies of ±3V to ±5.5V will satisfy these require-
ments with DGND connected to 0V.
In single supply applications above 5.5V, an additional
resistor may be needed from the EN pin to DGND if the pin
is ever allowed to float. For example, on a 12V single
supply, a 33k resistor would protect the pin from floating
too high while still allowing the internal pull-up resistor to
disable the part.
On dual ±2.25V supplies, connecting the EN and DGND
pins to V
is the easiest way of ensuring that V
+
– V
DGND
is more than 3V.
The DGND pin should not be pulled above the EN pin since
doing so will turn on an ESD protection diode. If the EN pin
voltage is forced a diode drop below the DGND pin, current
should be limited to 10mA or less.
The enable/disable times of the LT6553 are fast when
driven with a logic input. Turn on (from 50% EN input to
50% output) typically occurs in less than 50ns. Turn off is
slower, but is nonetheless below 300ns.
Input Considerations
The LT6553 input voltage range is from V
+ 1V to V
+
– 1V.
Therefore, on split supplies the LT6553 input range is
always larger than the output swing. On a single positive
supply, however, the input range limits the output low
swing to 2V (1V multiplied by the internal gain of 2).
The inputs can be driven beyond the point at which the
output clips so long as input currents are limited to below
±10mA. Continuing to drive the input beyond the output
limit can result in increased current drive and slightly
increased swing, but will also increase supply current and
may result in delays in transient response at larger levels
of overdrive.
Layout and Grounding
It is imperative that care is taken in PCB layout in order to
utilize the very high speed and very low crosstalk of the
LT6553. Separate power and ground planes are highly
recommended and trace lengths should be kept as short
as possible. If input or output traces must be run over a
distance of several centimeters, they should use a con-
trolled impedance with matching series and shunt resis-
tances (nominally 75) to maintain signal fidelity.
Series termination resistors should be placed as close to
the output pins as possible to minimize output capaci-
tance. See the Typical Performance Characteristics sec-
tion for a plot of frequency response with various output
capacitors—only 10pF of parasitic output capacitance
causes 6dB of peaking in the frequency response!
Low ESL/ESR bypass capacitors should be placed as close
to the positive and negative supply pins as possible. One
4700pF ceramic capacitor is recommended for both V
+
and V
. Additional 470pF ceramic capacitors with minimal
trace length on each supply pin will further improve AC and
transient response as well as channel isolation. For high
current drive and large-signal transient applications, addi-
tional 1µF to 10µF tantalums should be added on each
supply. The smallest value capacitors should be placed
closest to the package.
APPLICATIO S I FOR ATIO
WUU
U
LT6553
9
6553f
TYPICAL APPLICATIO
U
RGB Buffer Demo Board
The DC714 Demo Board illustrates optimal routing,
bypassing and termination using the LT6553 as an
RGB video buffer. The schematic is shown in Figure 1. All
inputs and outputs are routed to have a characteristic
impedance of 75 and 75 input shunt and output series
terminations are connected as close to the part as pos-
sible. For ideal operation, a 75 load termination should
be connected at the output. The LT6553’s gain of 2 will
compensate for the resulting divider between the series
and load termination resistors.
Figure 1. DC714 Demo Board Schematic
V
V
J4
BANANA JACK
10
11
12
13
14
15
16
R6
75
R5
75
R4
75
R1
75
R2
75
R3
75
Z = 75
Z = 75
Z = 75
Z = 75
C1
4700pF
9
INB
AGND
ING
AGND
INR
DGND
EN
V
V
+
V
+
8
7
6
5
4
3
2
1
V
OUTB
V
+
OUTG
V
OUTR
V
+
V
+
LT6553
6553 F01
C2
470pF
C3
4700pF
C4
10µF, 16V
1210
J2
BANANA
JACK
J9
5
1
OUTR
4
3
2
C5
470pF
DUALSINGLE
C6
1000pF
C7
470pF
C8
4700pF
C9
10µF, 16V
1210
J10
5
J12
BNC
NOTE 5
BNC x3
5
1
CAL
4
3
2
1
OUTG
4
3
2
J11
5
1
OUTB
4
3
2
J8
BNC
5
1
J3
BANANA
JACK
E3
AGND
E1
EN
E2
DGND
CAL
AGND
4
3
2
13
2
JP3
SUPPLY
ENABLE EXT
31
2
JP1
CONTROL
J5
5
1
INR
4
3
2
J6
5
BNC × 3
1
ING
4
3
2
J7
5
1
Z = 75
Z = 75
Z = 75
INB
4
3
2
AGND FLOAT
31
2
JP2
DGND
J1
50 BNC
EN
5432
1
APPLICATIO S I FOR ATIO
WUUU
If the AGND pins are not connected directly to a low
impedance ground plane, they must be carefully bypassed
to maintain minimal impedance over frequency. Pin 6 is a
shared connection of the gain resistors of both channel G
and channel B, and any resistance external to this node can
significantly decrease the isolation between those chan-
nels. Although crosstalk will be very dependent on the
board layout, a recommended starting point for bypass
capacitors would be 470pF as close as possible to each
AGND pin with one 4700pF capacitor in parallel.
To maintain the LT6553’s channel isolation, it is beneficial
to shield parallel input and output traces using a ground
plane or power supply traces. Vias between topside and
backside metal may be required to maintain a low
inductance ground near the part where numerous traces
converge.
ESD Protection
The LT6553 has reverse-biased ESD protection diodes on
all pins. If any pins are forced a diode drop above the
positive supply or a diode drop below the negative supply,
large currents may flow through these diodes. If the
current is kept below 10mA, no damage to the devices will
occur.

LT6553CGN#TRPBF

Mfr. #:
Manufacturer:
Analog Devices Inc.
Description:
Video Amplifiers 650MHz Gain of 2 3x Video Amp
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union