13
LTC4065/LTC4065A
4065fb
Undervoltage Charge Current Limiting (UVCL)
The LTC4065/LTC4065A includes undervoltage charge
(V
UVCL1
) current limiting that prevents full charge cur-
rent until the input supply voltage reaches approximately
200mV above the battery voltage. This feature is particu-
larly useful if the LTC4065 is powered from a supply with
long leads (or any relatively high output impedance).
For example, USB-powered systems tend to have highly
variable source impedances (due primarily to cable quality
and length). A transient load combined with such imped-
ance can easily trip the UVLO threshold and turn the
charger off unless undervoltage charge current limiting is
implemented.
Consider a situation where the LTC4065 is operating
under normal conditions and the input supply voltage
begins to droop (e.g., an external load drags the input
supply down). If the input voltage reaches
V
BAT
+ V
UVCL1
(approximately 220mV above the battery voltage),
undervoltage charge current limiting will begin to reduce
the charge current in an attempt to maintain V
UVCL1
between the V
CC
input and the BAT output of the IC. The
LTC4065 will continue to operate at the reduced charge
current until the input supply voltage is increased or
voltage mode reduces the charge current further.
Operation from Current Limited Wall Adapter
By using a current limited wall adapter as the input
supply, the LTC4065 dissipates significantly less power
when programmed for a current higher than the limit of
the supply as compared to using a non-current limited
supply at the same charge current.
Consider a situation where an application demands a
600mA charge current for an 800mAh Li-Ion battery. If a
typical 5V (non-current limited) input supply is available
then the peak power dissipation inside the part can
exceed 1W.
Now consider the same scenario, but with a 5V input
supply with a 600mA current limit. To take advantage of
the supply, it is necessary to program the LTC4065 to
charge at a current above 600mA. Assume that the LTC4065
is programmed for 650mA (i.e., R
PROG
= 1.54k) to ensure
that part tolerances maintain a programmed current higher
than 600mA. Since the LTC4065 will demand a charge
current higher than the current limit of the voltage supply,
the supply voltage will drop to the battery voltage plus
600mA times the “on” resistance of the internal PFET. The
“on” resistance of the LTC4065 power device is approxi-
mately 450m with a 5V supply. The actual “on” resis-
tance will be slightly higher due to the fact that the input
supply will drop to less than 5V. The power dissipated
during this phase of charging is less than 240mW. That is
a 76% improvement over the non-current limited supply
power dissipation.
USB and Wall Adapter Power
Although the LTC4065/LTC4065A allow charging from a
USB port, a wall adapter can also be used to charge Li-Ion
batteries. Figure 3 shows an example of how to combine
wall adapter and USB power inputs. A P-channel MOSFET,
MP1, is used to prevent back conducting into the USB port
when a wall adapter is present and Schottky diode, D1, is
used to prevent USB power loss through the 1k pull-down
resistor.
Typically a wall adapter can supply significantly more
current than the 500mA-limited USB port. Therefore, an
N-channel MOSFET, MN1, and an extra program resistor
are used to increase the charge current to 750mA when the
wall adapter is present.
Figure 3. Combining Wall Adapter and USB Power
V
CC
MP1
MN1
1k
2k
4.02k
3
I
CHG
4
6
Li-Ion
BATTERY
SYSTEM
LOAD
4065 F03
LTC4065
BAT
USB
POWER
500mA
I
CHG
5V WALL
ADAPTER
750mA
I
CHG
PROG
+
D1
APPLICATIO S I FOR ATIO
WUUU
Stability Considerations
The LTC4065/LTC4065A contain two control loops: con-
stant-voltage and constant-current. The constant-voltage
loop is stable without any compensation when a battery is
connected with low impedance leads. Excessive lead
14
LTC4065/LTC4065A
4065fb
length, however, may add enough series inductance to
require a bypass capacitor of at least 1µF from BAT to
GND. Furthermore, a 4.7µF capacitor with a 0.2 to 1
series resistor from BAT to GND is required to keep ripple
voltage low when the battery is disconnected.
High value capacitors with very low ESR (especially ce-
ramic) may reduce the constant-voltage loop phase mar-
gin. Ceramic capacitors up to 22µF may be used in parallel
with a battery, but larger ceramics should be decoupled
with 0.2 to 1 of series resistance.
In constant-current mode, the PROG pin is in the feedback
loop, not the battery. Because of the additional pole
created by the PROG pin capacitance, capacitance on this
pin must be kept to a minimum. With no additional
capacitance on the PROG pin, the charger is stable with
program resistor values as high as 25k. However, addi-
tional capacitance on this node reduces the maximum
allowed program resistor. The pole frequency at the PROG
pin should be kept above 100kHz. Therefore, if the PROG
pin is loaded with a capacitance, C
PROG
, the following
equation should be used to calculate the maximum resis-
tance value for R
PROG
:
R
C
PROG
PROG
π
1
210
5
••
Average, rather than instantaneous, battery current may
be of interest to the user. For example, if a switching power
supply operating in low current mode is connected in
parallel with the battery, the average current being pulled
out of the BAT pin is typically of more interest than the
instantaneous current pulses. In such a case, a simple RC
filter can be used on the PROG pin to measure the average
battery current as shown in Figure 4. A 10K resistor has
been added between the PROG pin and the filter capacitor
to ensure stability.
Power Dissipation
The conditions that cause the LTC4065/LTC4065A to
reduce charge current through thermal feedback can be
approximated by considering the power dissipated in the
IC. For high charge currents, the LTC4065/LTC4065A
power dissipation is approximately:
P
D
= (V
CC
– V
BAT
) • I
BAT
Where P
D
is the power dissipated, V
CC
is the input supply
voltage, V
BAT
is the battery voltage and I
BAT
is the charge
current. It is not necessary to perform any worst-case
power dissipation scenarios because the LTC4065 will
automatically reduce the charge current to maintain the
die temperature at approximately 115°C. However, the
approximate ambient temperature at which the thermal
feedback begins to protect the IC is:
T
A
= 115°C – P
D
θ
JA
T
A
= 115°C – (V
CC
– V
BAT
) • I
BAT
θ
JA
Example: Consider an LTC4065/LTC4065A operating from
a 5V wall adapter providing 750mA to a 3.6V Li-Ion
battery. The ambient temperature above which the
LTC4065/LTC4065A will begin to reduce the 750mA charge
current is approximately:
T
A
= 115°C – (5V – 3.6V) • (750mA) • 60°C/W
T
A
= 115°C – 1.05W • 60°C/W = 115°C – 63°C
T
A
= 52°C
The LTC4065/LTC4065A can be used above 70°C, but the
charge current will be reduced from 750mA. The approxi-
mate current at a given ambient temperature can be
calculated:
I
CT
VV
BAT
A
CC BAT JA
=
°
()
115
–•θ
Using the previous example with an ambient temperature
of 73°C, the charge current will be reduced to approxi-
mately:
4065 F04
C
FILTER
CHARGE
CURRENT
MONITOR
CIRCUITRY
R
PROG
LTC4065
PROG
GND
10k
Figure 4. Isolating Capacitive Load on the PROG Pin and Filtering
APPLICATIO S I FOR ATIO
WUUU
15
LTC4065/LTC4065A
4065fb
2.00 ±0.10
(4 SIDES)
NOTE:
1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WCCD-2)
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE
TOP AND BOTTOM OF PACKAGE
0.38 ± 0.05
BOTTOM VIEW—EXPOSED PAD
0.56 ± 0.05
(2 SIDES)
0.75 ±0.05
R = 0.115
TYP
1.37 ±0.05
(2 SIDES)
1
3
64
PIN 1 BAR
TOP MARK
(SEE NOTE 6)
0.200 REF
0.00 – 0.05
(DC6) DFN 1103
0.25 ± 0.05
0.50 BSC
0.25 ± 0.05
1.42 ±0.05
(2 SIDES)
RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
0.61 ±0.05
(2 SIDES)
1.15 ±0.05
0.675 ±0.05
2.50 ±0.05
PACKAGE
OUTLINE
0.50 BSC
PIN 1
CHAMFER OF
EXPOSED PAD
Furthermore, the voltage at the PROG pin will change
proportionally with the charge current as discussed in the
Programming Charge Current section.
It is important to remember that LTC4065/LTC4065A
applications do not need to be designed for worst-case
thermal conditions since the IC will automatically reduce
power dissipation when the junction temperature reaches
approximately 115°C.
Board Layout Considerations
In order to deliver maximum charge current under all
conditions, it is critical that the exposed metal pad on the
backside of the LTC4065/LTC4065A package is soldered
to the PC board ground. Correctly soldered to a 2500mm
2
double-sided 1 oz. copper board the LTC4065/LTC4065A
has a thermal resistance of approximately 60°C/W. Failure
to make thermal contact between the Exposed Pad on the
APPLICATIO S I FOR ATIO
WUUU
backside of the package and the copper board will result
in thermal resistances far greater than 60°C/W. As an
example, a correctly soldered LTC4065/LTC4065A can
deliver over 750mA to a battery from a 5V supply at room
temperature. Without a backside thermal connection, this
number could drop to less than 500mA.
V
CC
Bypass Capacitor
Many types of capacitors can be used for input bypassing;
however, caution must be exercised when using multi-
layer ceramic capacitors. Because of the self-resonant and
high Q characteristics of some types of ceramic capaci-
tors, high voltage transients can be generated under some
start-up conditions, such as connecting the charger input
to a live power source. For more information, refer to
Application Note 88.
U
PACKAGE DESCRIPTIO
DC Package
6-Lead Plastic DFN (2mm × 2mm)
(Reference LTC DWG # 05-08-1703)
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Linear Technology Corporation makes no represen-
tation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

LTC4065AEDC#TRPBF

Mfr. #:
Manufacturer:
Analog Devices / Linear Technology
Description:
Battery Management Standalone 750mA Li-Ion Battery Charger in DFN
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet