Applications information L9823
16/19 DocID7791 Rev 7
4 Applications information
The typical application diagram for parallel Input SPI control is shown in Figure 7.
Figure 7. Typical application circuit diagram for the L9823 circuit.
For higher current driving capability more outputs of the same kind can be paralleled. In this
case the maximum flyback energy should not exceed the limit value for single output.
The immunity of the circuit with respect to the transients at the output is verified during the
characterization for Test Pulses 1, 2 and 3a, 3b, DIN40839 or ISO7637 part 3. The Test
Pulses are coupled to the outputs with 200pF series capacitor. The correct function of the
circuit with the Test Pulses coupled to the outputs is verified during the characterization for
the typical application with R = 16 to 200, L= 0 to 600mH loads. All outputs withstand test
pulses without damage.
'!0'03
#3"
3#,+
3)
3/
2ESET
"!4
6
2,LOADS
0
6/,4 !'%
2%'5,!4 /2
$$
6
$IAG
1
#3"
3)
3#,+
3/
/54
/5
4
/5
4
/54
/54
/5
4
/54
/54
'.$
$IAG
$I
AG
2ESET
1
#(
/4
$IAG
1
1
1
$I
AG
1
#(
#(
#(
#(
$IAG
1
$IAG
1
$IAG
1
1
#(
$IAG
2ESET
3HIFT2EGISTER
/UTPUT,ATCH
30)
)N
TERFACE
2ESET
5NDERVOLTAGE
2%3%4
1
1
1
1
1
1
$IAG
$IAG
$IAG
$IAG
$IAG
$IAG
)
/,
/V
ER
4E
MPERATURE
$ETECT
'ATE
#ONTROL
/,
#(
#(
3&0$
6
$'
$IAG
6
$$
)
3#"
,
,
