NCP81031MNTWG

NCP81031
http://onsemi.com
7
Figure 3. Gate Timing Diagram
1V
1V
Switching Frequency
Connecting a resistor from ROSC/EN to external voltage
source V
pu
will configure the frequency. Normal range
would be 100 kHz to 1 MHz. With no resistor connected to
the pin, the oscillator frequency is 200 kHz. The switching
frequency will follow the relationship:
F
SW
+ 200 kHz *
V
pu
* 1.240
R
OSC
@ 10
kHz
mA
(eq. 1)
When R
osc
= infinity (no resistor connected), F
sw
=
200 kHz; when V
pu
= ground, the frequency programmed
will be higher than 200 kHz.
SoftStart
SoftStart will begin if VCC, VCCP are both above their
UVLO threshold and EN pin is set free. IC initially waits a
fixed delay time and then rampingup the reference in 1024
clock cycles in closedloop regulation. After digital soft
start, PGOOD signal will be released with three clock cycles
delay.
Protection active during softstart:
Overvoltage Protection always enabled;
Undervoltage Protection is enabled after reference
voltage ramps up to 80% of the final value. In
softstart, a UVP fault will directly restart a complete
softstart.
Synchronization Function
Synchronize through the SYNCH pin. Synchronization
function allows different converters to share the same input
filter reducing the resulting Irms and reducing the need for
total caps to sustain the load. Synchronized systems also
exhibits higher noise immunity and better regulation.
The device synchronizes the highside MOSFET turnon
with the falling edge of the SYNCH pin input signal. In order
for internal switching to track the external signal, the
external signal has to fall within 040% frequency window
above the internal frequency set by the OSC pin. SYNCH
pin can be connected to other regulators’ PWM, phase node,
gate signals according to the desired phaseshift with proper
voltage scaling.
Protection Scheme
PGOOD
Overvoltage Protection (OV)
Undervoltage Protection (UV)
PreOVP Protection, monitor CSN/VO when IC is
disabled.
V
in
detection: If UV is triggered during SS, it will
restart SS after a fixed delay.
NCP81031
http://onsemi.com
8
Vin
VCC
OSC/EN
Vout.
FB
LG (Stays Low
until first PWM
pulse except in
case of a Fault)
UG
v
SoftStart Normal
UV monitor
OCP/
Normal
shutdown
v
Vth_disoff
(50%V
ref
)
UVLO_VCCPOR_VCC
V
ref
= 0.8 V
OVP
(125%V
ref
)
Softstop
~5ms@200kHzz
80% V
rer
1024cycle
0.75V
1.24V
Pre-OVP valid
Figure 4. Start Up and Shutdown Timing Diagram
NCP81031
http://onsemi.com
9
VCC> POR &
VCCDR> UVLO_ VCCDR
BOOT >UVLO_BOOT
Soft Start ,
Normal Operation
OCP, OVP, UVP detection
OVP OCP
TG OFF, BG ON
PGOOD=0
TG OFF, BG
OFF
Vout < Vth_disoff
Vo discharge
mode
No
Yes
Yes
OC
OV
Vcc<UVLO_Vcc, Or
EN<Vdis_th Or
Boot<UVLO_Boot
No
PWR
ON
Fosc detection
OVP
Yes
No
4 times
reentry
UVP
UV (after Vout reaches UV
threshold in softstart )
TG OFF, BG
OFF
PGOOD=0
After 4 times reentry for
1st threshod
or immediately over 2nd
threshold
PreOVP detection
VCC> POR &
VCCDR> UVLO _VCCDR (16
pin)
Yes
No
BG on
VSEN >OV Vth
EN>Vdis_th
No
Figure 5. State Diagram
During Softstart, UV is active once V
out
reaches the UVP
threshold and OVP is always active. In normal operating
conditions, a UVP Fault will latch off the UG and LG.
Requires a VCC or EN cycle to recover.

NCP81031MNTWG

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
Switching Controllers BUCK CONTROLLER
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet