LTC1647-1/
LTC1647-2/LTC1647-3
13
1647fa
Autoretry
The LTC1647-2 and LTC1647-3 are designed to allow an
automatic reset of the electronic circuit breaker after a
fault condition occurs. This is accomplished by pulling
the ON/FAULT (LTC1647-2) pin or the ON and FAULT pins
tied together (LTC1647-3) high through a resistor, R3, as
shown in Figure 7. An autoretry sequence begins if a fault
occurs. If the circuit breaker trips, FAULT pulls the ON
pin low. After a t
RESET
interval elapses, FAULT resets and
R3 pulls the ON pin up. C3 delays GATE turn-on until the
voltage at the ON pin exceeds V
IH
. The delay time is
t
DELAY
= –R3•C3•ln[1–(V
IH
– V
OL
)/(V
ON
– V
OL
)]
GATE ramps up at 10μA/C1 until Q1 conducts. If V
OUT
is
still shorted to GND, the cycle repeats. The ramp interval
is about t
RAMP
= V
TH
•C1/10μA where V
TH
is the threshold
voltage of the external MOSFET.
Hot Circuit Insertion
When circuit boards are inserted into a live backplane or
a device bay, the supply bypass capacitors on the board
can draw huge transient currents from the backplane or
the device bay power bus as they charge up. The transient
currents can damage the connector pins and glitch the
system supply, causing other boards in the system to
reset or malfunction.
The LTC1647 is designed to turn two positive supplies on
and off in a controlled manner, allowing boards to be safely
inserted or removed from a live backplane or device bay.
The LTC1647 can be located before or after the connector
as shown in Figure 8. A staggered PCB connector can
sequence pin conections when plugging and unplugging
circuit boards. Alternatively, the control signal can be
generated by processor control.
Ringing
Good engineering practice calls for bypassing the supply
rail of any circuit. Bypass capacitors are often placed at
the supply connection of every active device, in addition
to one or more large value bulk bypass capacitors per
supply rail. If power is connected abruptly, the bypass
APPLICATIONS INFORMATION
capacitors slow the rate of rise of voltage and heavily
damp any parasitic resonance of lead or trace inductance
working against the supply bypass capacitors.
The opposite is true for LTC1647 Hot Swap circuits on a
daughterboard. In most cases, on the powered side of the
MOSFET switch (V
CC
) there is no supply bypass capacitor
present. An abrupt connection, produced by plugging a
board into a backplane connector, results in a fast rising
edge applied to the V
CC
line of the LTC1647.
No bulk capacitance is present to slow the rate of rise and
heavily damp the parasitic resonance. Instead, the fast edge
shock excites a resonant circuit formed by a combination
of wiring harness, backplane and circuit board parasitic
inductances and MOSFET capacitance. In theory, the peak
voltage should rise to 2X the input supply, but in practice
the peak can reach 2.5X, owing to the effects of voltage
dependent MOSFET capacitance.
The absolute maximum V
CC
potential for the LTC1647 is
17V; any circuit with an input of more than 6.8V should be
scrutinized for ringing. A well-bypassed backplane should
not escape suspicion: circuit board trace inductances
of as little as 10nH can produce sufficient ringing to
overvoltage V
CC
.
Check ringing with a fast storage oscilloscope (such as a
LECROY 9314AL DSO) by attaching coax or a probe to V
CC
and GND, then repeatedly inserting the circuit board into
the backplane. Figures 9a and 9b show typical results in a
12V application with different V
CC
lead lengths. The peak
amplitude reaches 22V, breaking down the ESD protection
diode in the process.
There are two methods for eliminating ringing: clipping
and snubbing. A transient voltage suppressor is an
effec tive means of limiting peak voltage to a safe level.
Figure 10 shows the effect of adding an ON Semiconduc-
tor, 1SMA12CAT3, on the waveform of Figure 9.
Figures 11a and 11b show the effects of snubbing with
different RC networks. The capacitor value is chosen as
10X to 100X the MOSFET C
OSS
under bias and R is selected
for best damping—1Ω to 50Ω depending on the value of
parasitic inductance.
LTC1647-1/
LTC1647-2/LTC1647-3
14
1647fa
Supply Glitching
LTC1647 Hot Swap circuits on the backplane are generally
used to provide power-up/down sequence at insertion/
removal as well as overload/short-circuit protection.
If a short-circuit occurs at supply ramp-up, the circuit
breaker trips. The partially enhanced MOSFET, Q1, is easily
disconnected without any supply glitch.
If a dead short occurs after a supply connection is made
(Figure 12), the sense resistor R1 and the R
DS(ON)
of fully
enhanced Q1 provide a low impedance path for nearly
unlimited current flow. The LTC1647 discharges the GATE
pin in a few microseconds, but during this discharge time
current on the order of 150 amperes flows from the V
CC
power supply. This current spike glitches the power sup-
ply, causing V
CC
to dip (Figure 12a and 12b).
On recovery from overload, some supplies may overshoot.
Other devices attached to this supply may reset or
malfunction and the overshoot may also damage some
components. An inductor (1μH to 10μH) in series with
Q1’s source limits the short-circuit di/dt, thereby limiting
the peak current and the supply glitch (Figure 12a and
12b). Additional power supply bypass capacitance also
reduces the magnitude of the V
CC
glitch.
APPLICATIONS INFORMATION
V
ID
Power Controller
The two Hot Swap channels of the LTC1647 are ideally
suited for V
ID
power control in portable computers.
Figure 13 shows an application using the LTC1647-2 on the
system side of the device bay interface (1394 PHY and/or
USB). The controller detects the presence of a peripheral
in each device bay and controls the LTC1647-2. The timing
waveform illustrates the following sequence of events: t1,
rising out of undervoltage lockout with GATE 1 ramping up;
t2, load current fault at R1; t3, circuit breaker resets with
R5/C3 delay; t4/t5, controller gates off/on device supply
with RC delay; t6, device enters undervoltage lockout.
If C6 is not connected in Figure 13, FAULT2 and ON2 will
have similar waveforms. t7 initiates an ON sequence; t8, a
load fault is detected at R7 with FAULT2 pulling low. If the
controller wants to stretch the interval between retries, it
can pull ON2 low at t9 ( t9 – t8 < 0.4•t
RESET
). At t10/t11,
the controller initiates a new power-up/down sequence.
LTC1647-1/
LTC1647-2/LTC1647-3
15
1647fa
APPLICATIONS INFORMATION
SENSE
15 13
FAULT
V
CC
V
OUT
FAULT
ON
3
ON
2
GND
8
GATE
LTC1647-3
C1
BACKPLANE
CONNECTOR
STAGGERED PCB
EDGE CONNECTOR
R2
R1
Q1
C
LOAD
+
V
CC
1
R3
R5R4
Q2
8a. HOT SWAP CONTROLLER ON MOTHERBOARD
SENSE
15 13
FAULT
V
CC
V
OUT
FAULT
3
ON
2
GND
8
GATE
LTC1647-3
C1
1647-1/2/3 F08
R2
R1
Q1
C
LOAD
+
V
CC
1
R3
BACKPLANE
CONNECTOR
STAGGERED PCB
EDGE CONNECTOR
8b. HOT SWAP CONTROLLER ON DAUGHTERBOARD
R4
Figure 8. Staggered Pins Connection

LTC1647-3CGN#PBF

Mfr. #:
Manufacturer:
Analog Devices Inc.
Description:
Hot Swap Voltage Controllers 2x Hot Swap Cntrs
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union