AD9515/PCBZ

Evaluation Board for AD9513/AD9514/
AD9515 Clock Distribution ICs
AD9513/PCB, AD9514/PCB, AD9515/PCB
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113 ©2006 Analog Devices, Inc. All rights reserved.
EVALUATION BOARD DESCRIPTION
This data sheet describes the evaluation board for the AD9513,
AD9514, and AD9515 clock distribution ICs.
To properly use the evaluation board, please also reference
the current data sheet for the appropriate part. The current
data sheet is available on the Analog Devices’ website located at
www.analog.com/clocks.
DEVICE DESCRIPTION
The AD9513, AD9514, and AD9515 clock ICs provide multi-
output clock distribution in a design that emphasizes low jitter
and phase noise to maximize data converter performance.
Other applications with demanding phase noise and jitter
requirements also benefit from these parts.
The AD9513 offers three independent clock outputs, selectable
as either LVDS or CMOS levels. The AD9514 provides three
outputs, two of which are LVPECL outputs, while the third can
be set to either LVDS or CMOS. The AD9515 offers two
independent clock outputs, one as LVPECL, the other is
selectable as either LVDS or CMOS levels.
The LVPECL outputs operate to 1.6 GHz, the LVDS outputs
operate to 800 MHz, and the CMOS outputs operate to 250 MHz.
Each output has a programmable divider, which can be set to
divide by a selected set of integers ranging from 1 to 32. The
phase of one clock output relative to another clock output is set
by means of a divider phase select function that serves as a
coarse timing adjustment.
The LVDS/CMOS outputs feature a delay element with three
selectable full-scale delay values (1.8 ns, 6.0 ns, and 11.6 ns),
each with 16 steps of fine adjustment.
The AD9513/AD9514/AD9515 clock ICs do not require an
external controller for operation or setup. These devices are
programmed by means of 11 pins (S0 to S10) using 4-level logic.
The required logic levels are provided by the parts.
EVALUATION BOARD DIGITAL PICTURE
0
5631-001
Figure 1.
AD9513/PCB, AD9514/PCB, AD9515/PCB
Rev. 0 | Page 2 of 8
TABLE OF CONTENTS
Evaluation Board Description......................................................... 1
Device Description........................................................................... 1
Evaluation Board Digital Picture.................................................... 1
Revision History ............................................................................... 2
Setting up the Evaluation Board..................................................... 3
Hardware ....................................................................................... 3
Software ......................................................................................... 3
Programming the Board.............................................................. 3
Configuring the Board......................................................................4
Inputs ..............................................................................................4
Outputs ...........................................................................................4
Schematics..........................................................................................5
Ordering Information.......................................................................7
Ordering Guide .............................................................................7
ESD Caution...................................................................................7
REVISION HISTORY
2/06—Revision 0: Initial Version
AD9513/PCB, AD9514/PCB, AD9515/PCB
Rev. 0 | Page 3 of 8
SETTING UP THE EVALUATION BOARD
HARDWARE
The AD9513/AD9514/AD9515 evaluation board requires a 3.3 V
power supply. Some form of input clock must be provided,
usually from a signal generator. A high speed oscilloscope is
helpful in order to see the waveforms present at the clock outputs.
SOFTWARE
No software is required to program the
AD9513/AD9514/AD9515. All of the programming of the part
is provided by the headers and shunts on the evaluation board
itself (see the
Programming the Board section).
PROGRAMMING THE BOARD
The digital logic on the AD9513/AD9514/AD9515 is
completely combinational and controlled by the 11 pins labeled
S0 to S10. Each of these pins must be set to one of four voltage
levels (four-state logic). A set of four-position headers is
provided to allow for programming the part using removable
shunts.
Four-State Digital Logic
Table 1 shows the four-state digital logic inputs and their logic
levels and voltages.
Table 1. Four-State Digital Logic Voltage Settings
Logic Input Voltage Description
1 V
S
3.3 V Tie pin to V
S
.
VREF
(V
S
)
Internally generated voltage
reference provided at Pin VREF.
Can drive up to all of the logic inputs.
Do not use for other purposes.
N/C
(V
S
)
Internal self-bias of pin. Leave pin as
no connect.
0 GND 0 V Tie pin to ground.
The ⅔ (V
S
) voltage is set by connecting the input to the VREF
pin on the chip. The ⅓ (V
S
) voltage is obtained by not driving
the input pin at all, thus allowing it to self-bias.
To program the AD9513/AD9514/AD9515 evaluation board,
first determine the logic levels/voltages that should be applied
to the digital inputs. A programming reference appears in the
data sheet. Set each of the programming pins (S0 to S10) to the
appropriate logic level by attaching a shunt to the proper
position on each of the four-position headers.
To the left of the row of headers, a label indicates the logic level
of each row of pins. To the right of the row of headers, a
corresponding label indicates the voltage level of each row of
pins. Note that the row corresponding to a logic level of ⅓
shows that the connection is N/C. When the ⅓ logic level is
needed, the shunt should be placed on the pins, but there is no
connection to the device pin for this logic level.
To program the AD9513 to have all outputs on in LVDS mode,
for example, the S2 and S1 programming pins must be set to
⅓ (V
S
). On the AD9513/AD9514/AD9515 evaluation board,
locate the 4-position headers that correspond to digital inputs
S2 and S1. Then, referring to the label to the left side of the row
of headers, attach the shunts across the pins corresponding to
the marking for logic level ⅓. Note that the label to the right of
the row of headers indicates that this is an N/C as far as voltage is
concerned.

AD9515/PCBZ

Mfr. #:
Manufacturer:
Analog Devices Inc.
Description:
Clock & Timer Development Tools AD9515 Eval Brd
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet