Rev 2.0, May 12, 2008 Page 8 of 12
External Components & Design Considerations
Typical Application Schematic
SL2309
CL
CL
CL
0.1μF
0.1μF
CLKIN CLKOUT
CLKA1
CLKB4
GND
GND
S1
S2
VDD
VDD
1
4
13
9
8
5 12
11
2
16
VDD
Comments and Recommendations
Decoupling Capacitor: A decoupling capacitor of 0.1μF must be used between VDD and VSS pins. Place the capacitor s
on the component side of the PCB as close to the VDD pins as possible. The PCB trace to the VDD pin and to the GND
via should be kept as short as possible. Do not use vias between the decoupling capacitor and the VDD pin.
Series Termination Resistor: A series termination resistor is recommended if the distance between the output clocks and
the load is over 1 ½ inch. The nominal impedance of the clock outputs is given on the page 4. Place the series termination
resistors as close to the clock outputs as possible.
Zero Delay and Skew Control: All outputs and CLKIN pins should be loaded with the same load to achieve “Zero Delay”
between the CLKIN and the outputs. The CLKOUT pin is connected to CLKIN internally on-chip for feedback to PLL, and
sees an additional 2 pF load with respect to Bank A and B clocks. For applications requiring zero input/output delay, the
load at the all output pins including the CLKOUT pin must be the same. If any delay adjustment is required, the
capacitance at the CLKOUT pin could be increased or decreased to increase or decrease the delay between Bank A and
B clocks and CLKIN.
For minimum pin-to-pin skew, the external load at all the Bank A and B clocks must be the same.
Not Recommended
for New Designs
