Document #: 38-07536 Rev. *C Page 3 of 6
Absolute Maximum Conditions
[1]
Supply Voltage (V
DD
)........................................–0.5 to +7.0V
DC Input Voltage ....................................... –0.5V to V
DD
+0.5
Storage Temperature (Non-condensing) .... –55°C to +125°C
Junction Temperature................................ –40°C to +125°C
Data Retention at Tj = 125°C ................................> 10 years
Package Power Dissipation......................................350 mW
ESD (Human Body Model) MIL-STD-883.................... 2000V
Figure 2. Test and Measurement Setup
Notes
1. Above which the useful life may be impaired. For user guidelines, not tested.
2. Guaranteed by characterization, not 100% tested.
Recommended Operating Conditions
Parameter Description Min Typ. Max Unit
V
DD
Supply Voltage 3.14 3.3 3.47 V
T
A
, I-grade Ambient Temperature, Industrial –40 – 85 °C
C
LOAD
Max. Load Capacitance – – 15 pF
f
REF
Reference Frequency – 125, 25 – MHz
DC Electrical Specifications
Parameter
[2]
Description Conditions Min Typ. Max Unit
I
OH
Output High Current V
OH
= V
DD
– 0.5, V
DD
= 3.3V 12 24 – mA
I
OL
Output Low Current V
OL
= 0.5, V
DD
= 3.3V 12 24 – mA
I
IH
Input High Current V
IH
= V
DD
–510μA
I
IL
Input Low Current V
IL
= 0V – – 50 μA
V
IH
Input High Voltage CMOS levels, 70% of V
DD
0.7 – – V
DD
V
IL
Input Low Voltage CMOS levels, 30% of V
DD
––0.3V
DD
I
DD
Supply Current V
DD
Current, no load – 35 50 mA
R
UP
Pull up resistor on Inputs V
DD
= 3.14 to 3.47V, measured V
IN
= 0V – 100 150 kΩ
AC Electrical Specifications
Parameter
[2]
Description Conditions Min Typ. Max Unit
F
error
Frequency Error All clocks 0 ppm
DC Output Duty Cycle Duty Cycle is defined in Figure 3, 50% of V
DD
45 50 55 %
ER Rising Edge Rate Output Clock Edge Rate, Measured from 20% to
80% of V
DD
, C
LOAD
= 15 pF. See Figure 4.
0.8 1.4 2 V/ns
EF Falling Edge Rate Output Clock Edge Rate, Measured from 80% to
20% of V
DD
, C
LOAD
= 15 pF. See Figure 4.
0.8 1.4 2 V/ns
t
9
Clock Jitter CLK1, CLK2 Peak-Peak period jitter – 100 – ps
t
10
PLL Lock Time – – 3 ms
0.1
μ
F
V
DDs
Outputs
C
LOAD
GND
DUT
[+] Feedback