AT97SC3205T-U3A1620B

This is a summary document.
The complete document is
available under NDA. For more
information, please contact
your local Atmel sales office.
Atmel-8883AS-TPM-AT97SC3205T-Datasheet-Summary_022014
Features
Compliant to the Trusted Computing Group (TCG) Trusted Platform Module
(TPM) Version 1.2 Specification
Single-chip Turnkey Solution
Hardware Asymmetric Crypto Engine
Atmel AVR
®
RISC Microprocessor
Internal EEPROM Storage for RSA Keys
400kHz Fast Mode/100kHz Standard Mode I
2
C Operation
Secure Hardware and Firmware Design and Device Layout
FIPS-140-2 Module Certified Including the High-quality Random Number
Generator (RNG), HMAC, AES, SHA, and RSA Engines
NV Storage Space for 2066 bytes of User Defined Data
3.3V Supply Voltage
28-lead Thin TSSOP or 32-pad QFN Packages
Offered in Commercial (0C to 70C) and Industrial (-40 to +85C)
Temperature Range
Description
Atmel AT97SC3205T is a fully integrated security module designed to be
integrated into embedded systems. It implements version 1.2 of the Trusted
Computing Group (TCG) specification for Trusted Platform Modules (TPM).
AT97SC3205T
Trusted Platform Module
I
2
C Interface
SUMMARY DATASHEET
AT97SC3205T [SUMMARY DATASHEET]
Atmel-8883AS-TPM-AT97SC3205T-Datasheet-Summary_022014
2
1. Pin Configuration and Pinouts
Table 1-1. Pin Configurations
Figure 1-1. Pinout Diagrams
Note: * Used for Atmel internal testing only. Tie to V
CC
or GND directly or through a 4.7K resistor.
Pin Name Description
V
CC
3.3V Supply Voltage
GND Ground
LRESET# Reset Input Active Low
SM_DAT Serial Data Input/Output
SM_CLK Serial Clock Input
GPIO General Purpose Input/Output
GPIO-Express-00 GPIO Assigned to TPM_NV_INDEX_GPIO_00
PP/GPIO Hardware Physical Presence or GPIO Pin
TestI Test Input (Disabled)
TestBI/GPIO/XTAMPER Test Input (Disabled) / XTAMPER / GPIO Pin
TWI_Wakeup# Low-Power Sleep Recovery (Active Low)
PIRQ# SPI Interrupt Requests
ATest Atmel Test Pin
NC No Connect
SM_DAT
SM_CLK
V
CC
GND
NC
GPIO-Express-00
PP/GPIO/TWI_Wakeup#
TestI*
TestBI/GPIO/XTAMPER
V
CC
GND
NC
NC
NC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
NC
NC
ATest*
GND
V
CC
ATest*
TWI_Wakeup#
ATest*
PIRQ#
V
CC
GND
GPIO
LRESET#
NC
28-pin TSSOP
4.40mm x 9.70mm Body
0.65mm Pitch
32-pin QFN
4.00mm x 4.00mm Body
0.40mm Pitch
GND
NC
SM_DAT
SM_CLK
NC
NC
NC
NC
GND
NC
NC
GPIO
NC
NC
NC
NC
V
CC
GND
GPIO-Express-00
PP/GPIO/TWI_Wakeup#
TestI*
TestBI/GPIO/XTAMPER
NC
V
CC
ATest*
GND
V
CC
ATest*
TWI_Wakeup#
ATest*
PIRQ#
LRESET#
1
2
3
4
5
6
7
8
24
23
22
21
20
19
18
17
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
AT97SC3205T [SUMMARY DATASHEET]
Atmel-8883AS-TPM-AT97SC3205T-Datasheet-Summary_022014
3
Table 1-2. Pin Descriptions
Pin Description
V
CC
Power Supply, 3.3V. Care should be taken to prevent excessive noise. Effective decoupling of the V
CC
inputs to the Atmel TPM is critical to assure consistently reliable operation over the lifetime of the
system. The Atmel recommendation is for a decoupling bypass capacitor within the range of 2200pF to
4700pF to be placed as close as possible <5mm to each of the V
CC
pins; located between each V
CC
pin
and the immediately adjacent GND pin. A 0.1μF decoupling bypass capacitor should be placed at the
node in which these V
CC
traces join as close as possible; <10mm to the TPM. In all cases, this bypass
capacitor should be closer than the next closest component. All capacitors should be of high quality with
dielectric ratings of X5R or X7R. A low-power state is automatically entered when the device is idle. No
further action is required by the system to enter low-power mode.
GND System Ground.
LRESET#
Reset Active-Low. Pulsing this signal low resets the internal state of the TPM and is equivalent to
removal/restoration of power to the device. The required minimum reset pulse width is 2μs. On power-
up, it is critical that Reset be kept active low until V
CC
stabilizes.
SM_DAT
I
2
C Data Input/Output. This pin serves as the Data Input/Output for the TPM. If one attempts to
communicate over the interface at close to the rated speed of 400kHz, the size of the pull-ups on
SM_DAT can be critical. A known value that functions properly at 400kHz is 800 on the SM_DAT line.
One may experiment with different pull-up values and/or reduce the clock rate if desired.
SM_CLK
I
2
C Clock Input. This pin serves as the Serial Clock Input to the TPM. If one attempts to communicate
over the interface at close to the rated speed of 400kHz, the size of the pull-ups on SM_CLK can be
critical. A known value that functions properly at 400kHz is 1.5K on the SM_CLK line. One may
experiment with different pull-up values and/or reduce the clock rate if desired.
The TPM communication stability is increased the closer to a 50% duty cycle on the SM_CLK signal
that can be provided. Although this becomes more critical at the rated speed of 400kHz, improvements
from a 50% duty cycle can result at lower speeds as well.
GPIO General Purpose Input/Output. If not used, tie high or low.
GPIO-Express-00
General Purpose Input/Output. Internal pull-up resistor. This pin is mapped to NV Index
TPM_NV_INDEX_GPIO_00 and serves as the GPIO-Express-00. Default TPM configuration: GPIO
Input. GPIO-Express-00 also serves as the XOR chain Output during I/O test mode. Since
GPIO-Express-00 has an internal pull-up it should be left floating if unused.
PP/GPIO
General Purpose Input/Output. Internal pull-down resistor. This pin is an indicator for hardware
physical presence; active high. Default TPM configuration: GPIO input. Since PP/GPIO has an internal
pull-down, it should be left floating if unused.
TestI
Test Input. TestI manufacturing test input disabled after manufacturing. Tie TestI to ground directly or
through a 4.7K resistor.
TestBI/GPIO/
XTAMPER
Test Input. The Atmel TPM does not support legacy addressing via the optional BADD implementation
of this pin.The TestBI pin serves as the XTAMPER pin or an additional GPIO pin, active high. (See the
application note, “Atmel Specific TPM Commands Reference Guide,” for details on XTAMPER
implementation). If unused, this pin should be tied to ground directly or through a 4.7K resistor.
TWI_Wakeup#
Low-Power Sleep Recovery. These two pins serve as the mechanism to allow the TPM to recover
from its low-power sleep state after receiving the Atmel Specific command TPM_DeepSleep (See Atmel
TPM Specific Commands document for further details). These pins must both be pulsed active low in
order to recover from the low-power sleep state. If unused, pin 7 can be left floating or tied to GND
either directly or through a 4.7K resistor. Pin 22 should be tied to GND or V
CC
either directly or through
a 4.7K resistor.

AT97SC3205T-U3A1620B

Mfr. #:
Manufacturer:
Description:
MEM FF IND I2C TPM 28TSSOP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union