42006 Semtech Corp.
www.semtech.com
POWER MANAGEMENT
SC1102/SC1102A
Pin Configuration
Ordering Information
Pin Descriptions
eciveD
)1(
ycneuqerFegakcaP
RT.SC2011CS
zHk002
41-OS
TRTSC2011CS
)2(
RTSA2011CS
zHk005
TRTSA2011CS
)2(
BVE2011CSdraoBnoitaulavE
Notes:
(1) Only available in tape and reel packaging. A reel
contains 2500 devices.
(2) Lead free product. This product is fully WEEE and
RoHS compliant.
(14-Pin SOIC)
Top View
#niPemaNniPnoitcnuFniP
1CCVegatlovylppuspihC
2DGRWPegatlovtuptuotcerrocsetacidnihgihcigoL
3PVO.noitcetorpegatlovrevO
4TESCOtnioppirttnerrucrevoretrevnocehtsteS
5ESAHP STEFSOMehtneewtebedonesahpehtmorftupnI
6HDtuptuorevirdedishgiH
7DNGPdnuorgrewoP
8LDtuptuorevirdediswoL
9LTSB.revirdediswol,partstooB
01HTSB.revirdedishgih,partstooB
11ESNEStupniesnesegatloV
21FERV.ecnereferegatlovpagdnabdereffuB
31NDHS/SS .emittratswolsehtstesdnuorgotroticapacA.tratstfoS
41DNGdnuorglangiS
NOTE:
(1) All logic level inputs and outputs are open collector TTL compatible.
5
2006 Semtech Corp.
www.semtech.com
POWER MANAGEMENT
SC1102/SC1102A
Block Diagram
Synchronous Buck Converter
Primary V
CORE
power is provided by a synchronous, volt-
age-mode pulse width modulated (PWM) controller. This
section has all the features required to build a high effi-
ciency synchronous buck converter, including “Power
Good” flag, shut-down, and cycle-by-cycle current limit.
The output voltage of the synchronous converter is set
and controlled by the output of the error amplifier. The
external resistive divider reference voltage is derived from
an internal trimmed-bandgap voltage reference (See Fig.
1). The inverting input of the error amplifier receives its
voltage from the SENSE pin.
The internal oscillator uses an on-chip capacitor and
trimmed precision current sources to set the oscillation
frequency to 200kHz/500kHz. The triangular output of
the oscillator sets the reference voltage at the inverting
input of the comparator. The non-inverting input of the
comparator receives it’s input voltage from the error am-
plifier. When the oscillator output voltage drops below
the error amplifier output voltage, the comparator out-
put goes high. This pulls DL low, turning off the low-side
FET, and DH is pulled high, turning on the high-side FET
(once the cross-current control allows it). When the oscil-
lator voltage rises back above the error amplifier output
voltage, the comparator output goes low. This pulls DH
low, turning off the high-side FET, and DL is pulled high,
turning on the low-side FET (once the cross-current con-
trol allows it).
As SENSE increases, the output voltage of the error
amplifier decreases. This causes a reduction in the on-
time of the high-side MOSFET connected to DH, hence
lowering the output voltage.
Under Voltage Lockout
The under voltage lockout circuit of the SC1102 assures
that the high-side MOSFET driver outputs remain in the
off state whenever the supply voltage drops below set
parameters. Lockout occurs if V
CC
falls below 4.1V. Nor-
mal operation resumes once V
CC
rises above 4.2V.
Over-Voltage Protection
The over-voltage protection pin (OVP) is high only when
the voltage at SENSE is 20% higher than the target value
programmed by the external resistor divider. The OVP pin
is internally connected to a PNP’s collector.
Power Good
The power good function is to confirm that the regulator
outputs are within +/-10% of the programmed level.
PWRGD remains high as long as this condition is met.
PWRGD is connected to an internal open collector NPN
transistor.
Applications Information - Theory of Operation
62006 Semtech Corp.
www.semtech.com
POWER MANAGEMENT
SC1102/SC1102A
Soft Start
Initially, SS/SHDN sources 10µA of current to charge an
external capacitor. The outputs of the error amplifiers
are clamped to a voltage proportional to the voltage on
SS/SHDN. This limits the on-time of the high-side
MOSFETs, thus leading to a controlled ramp-up of the
output voltages.
R
DS(ON)
Current Limiting
The current limit threshold is set by connecting an exter-
nal resistor from the V
CC
supply to OCSET. The voltage
drop across this resistor is due to the 200µA internal
sink sets the voltage at the pin. This voltage is compared
to the voltage at the PHASE node. This comparison is
made only when the high-side drive is high to avoid false
current limit triggering due to uncontributing measure-
ments from the MOSFETs off-voltage. When the voltage
at PHASE is less than the voltage at OCSET, an overcurrent
condition occurs and the soft start cycle is initiated. The
synchronous switch turns off and SS/SHDN starts to
sink 2µA. When SS/SHDN reaches 0.8V, it then starts
to source 10µA and a new cycle begins.
Hiccup Mode
During power up, the SS/SHDN pin is internally pulled
low until VCC reaches the undervoltage lockout level of
4.2V. Once V
CC
has reached 4.2V, the SS/SHDN pin is
released and begins to source 10µA of current to the
external soft-start capacitor. As the soft-start voltage
rises, the output of the internal error amplifier is clamped
to this voltage. When the error signal reaches the level
of the internal triangular oscillator, which swings from 1V
to 2V at a fixed frequency of 200kHz/500kHz, switching
occurs. As the error signal crosses over the oscillator
signal, the duty cycle of the PWM signal continues to in-
crease until the output comes into regulation. If an over-
current condition has not occurred the soft-start voltage
will continue to rise and level off at about 2.2V.
Applications Information (Cont.)
An over-current condition occurs when the high-side drive
is turned on, but the PHASE node does not reach the
voltage level set at the OCSET pin. The PHASE node is
sampled only once per cycle during the valley of the tri-
angular oscillator. Once an over-current occurs, the high-
side drive is turned off and the low-side drive turns on
and the SS/SHDN pin begins to sink 2uA. The soft-start
voltage will begin to decrease as the 2uA of current dis-
charges the external capacitor. When the soft-start volt-
age reaches 0.8V, the SS/SHDN pin will begin to source
10uA and begin to charge the external capacitor causing
the soft-start voltage to rise again. Again, when the soft-
start voltage reaches the level of the internal oscillator,
switching will occur.
If the over-current condition is no longer present, normal
operation will continue. If the over-current condition is
still present, the SS/SHDN pin will again begin to sink
2uA. This cycle will continue indefinitely until the over-
current condition is removed.
In conclusion, below is shown a typical “12V Application
Circuit” which has a BSTH voltage derived by bootstrapping
input voltage to the PHASE node through diode D1. This
circuit is very useful in cases where only input power of
12V is available.
In order to prevent substrate glitching, a small-signal di-
ode should be placed in close proximity to the chip with
cathode connected to PHASE and anode connected to
PGND.

SC1102ASTRT

Mfr. #:
Manufacturer:
Semtech
Description:
Switching Controllers SYN DC/DC CONTROLLER
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet