© Semiconductor Components Industries, LLC, 2011
September, 2011 − Rev. 2
1 Publication Order Number:
NLSX3012/D
NLSX3012
2-Bit 100 Mb/s Configurable
Dual-Supply Level
Translator
The NLSX3012 is a 2−bit configurable dual−supply bidirectional
level translator without a direction control pin. The I/O V
CC
− and I/O
V
L
−ports are designed to track two different power supply rails, V
CC
and V
L
respectively. The V
CC
supply rail is configurable from 1.3 V
to 4.5 V while the V
L
supply rail is configurable from 0.9 V to (V
CC
− 0.4) V. This allows lower voltage logic signals on the V
L
side to be
translated into higher voltage logic signals on the V
CC
side, and
vice−versa. Both I/O ports are auto−sensing; thus, no direction pin is
required.
The Output Enable (EN) input, when Low, disables both I/O ports
by putting them in 3−state. This significantly reduces the supply
currents from both V
CC
and V
L
. The EN signal is designed to track
V
L
.
Features
• Wide High−Side V
CC
Operating Range: 1.3 V to 4.5 V
Wide Low−Side V
L
Operating Range: 0.9 V to (V
CC
− 0.4) V
• High−Speed with 140 Mb/s Guaranteed Date Rate for V
L
> 1.8 V
• Low Bit−to−Bit Skew
• Overvoltage Tolerant Enable and I/O Pins
• Non−preferential Powerup Sequencing
• Small packaging: UDFN8, SO−8, Micro8
• These are Pb−Free Devices
Typical Applications
• Mobile Phones, PDAs, Other Portable Devices
• PC and Laptops
MARKING
DIAGRAMS
http://onsemi.com
UDFN8
MU SUFFIX
CASE 517AJ
1
8
VA = Specific Device Code
M = Date Code
G = Pb−Free Package
VAM
G
Device Package Shipping
†
ORDERING INFORMATION
NLSX3012MUTAG UDFN8
(Pb−Free)
3000/Tape & Reel
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specification
Brochure, BRD8011/D.
1
8
SO−8
D SUFFIX
CASE 751
A = Assembly Location
Y = Year
W = Work Week
G = Pb−Free Package
SX3012
ALYW G
G
1
8
Micro8
DM SUFFIX
CASE 846A
1
3012
AYW G
G
1
8
NLSX3012DR2G SO−8
(Pb−Free)
2500/Tape & Reel
NLSX3012DMR2G Micro8
(Pb−Free)
4000/Tape & Reel
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
G = Pb−Free Package