Obsolete Product(s) - Obsolete Product(s)
VIPer100/SP - VIPer100A/ASP
13/24
Operation Description:
Current Mode Topology:
The current mode control method, like the one integrated in the VIPer100/100A, uses two control loops -
an inner current control loop and an outer loop for voltage control. When the Power MOSFET output
transistor is on, the inductor current (primary side of the transformer) is monitored with a SenseFET
technique and converted into a voltage V
S
proportional to this current. When V
S
reaches V
COMP
(the
amplified output voltage error) the power switch is switched off. Thus, the outer voltage control loop
defines the level at which the inner loop regulates peak current through the power switch and the primary
winding of the transformer.
Excellent open loop D.C. and dynamic line regulation is ensured due to the inherent input voltage
feedforward characteristic of the current mode control. This results in improved line regulation,
instantaneous correction to line changes, and better stability for the voltage regulation loop.
Current mode topology also ensures good limitation in case there is a short circuit. During the first phase
the output current increases slowly following the dynamic of the regulation loop. Then it reaches the
maximum limitation current internally set and finally stops because the power supply on V
DD
is no longer
correct. For specific applications the maximum peak current internally set can be overridden by externally
limiting the voltage excursion on the COMP pin. An integrated blanking filter inhibits the PWM comparator
output for a short time after the integrated Power MOSFET is switched on. This function prevents
anomalous or premature termination of the switching pulse in case there are current spikes caused by
primary side capacitance or secondary side rectifier reverse recovery time.
Stand-by Mode
Stand-by operation in nearly open load conditions automatically leads to a burst mode operation allowing
voltage regulation on the secondary side. The transition from normal operation to burst mode operation
happens for a power P
STBY
given by :
Where:
L
P
is the primary inductance of the transformer. F
SW
is the normal switching frequency.
I
STBY
is the minimum controllable current, corresponding to the minimum on time that the device is able
to provide in normal operation. This current can be computed as :
t
b
+ t
d
is the sum of the blanking time and of the propagation time of the internal current sense and
comparator, and represents roughly the minimum on time of the device. Note: that PSTBY may be
affected by the efficiency of the converter at low load, and must include the power drawn on the primary
auxiliary voltage.
As soon as the power goes below this limit, the auxiliary secondary voltage starts to increase above the
13V regulation level, forcing the output voltage of the transconductance amplifier to low state (V
COMP
<
V
COMPth
). This situation leads to the shutdown mode where the power switch is maintained in the Off
state, resulting in missing cycles and zero duty cycle. As soon as V
DD
gets back to the regulation level
and the V
COMPth
threshold is reached, the device operates again. The above cycle repeats indefinitely,
providing a burst mode of which the effective duty cycle is much lower than the minimum one when in
normal operation. The equivalent switching frequency is also lower than the normal one, leading to a
reduced consumption on the input main supply lines. This mode of operation allows the VIPer100/100A
to meet the new German "Blue Angel" Norm with less than 1W total power consumption for the system
when working in stand-by mode. The output voltage remains regulated around the normal level, with a
low frequency ripple corresponding to the burst mode. The amplitude of this ripple is low, because of the
output capacitors and low output current drawn in such conditions.The normal operation resumes
automatically when the power gets back to higher levels than P
STBY
.
P
STB Y
1
2
---L
P
I
2
STBY
F
SW=
I
STB Y
t
b
t
d
+()V
IN
L
p
-----------------------------=