Operation description SRK2001A
10/20 DocID029495 Rev 1
7.2 Turn-on
The turn-on logic is such that each SR MOSFET is switched on when the sensed drain-
source voltage goes below the V
TH_ON
threshold: to avoid false triggering of the gate driver,
an adaptive masking delay T
D_On
is introduced. This delay assumes a minimum value at the
high load (T
D_On.min
) and increases with decreasing load levels (up to T
D_On.max
equal to
10% of the clock cycle).
Figure 5. Typical waveforms
The aim of T
D_On
is to avoid a premature turn-on at lower load conditions, triggered by
capacitive currents (due to secondary side parasitic capacitance and not really related to the
current flowing through the MOSFET body diode. Figure 6 shows the effect of this parasitic:
in case at the reduced load a capacitive current spike should trigger the turn-on, there would
be a current inversion (flowing from the output capacitor toward the SR MOSFET). This
current inversion would cause a discharge of the output capacitor and consequently an
increase of the rectified current rms value, in order to balance that dis-charge; this, in turn,
would affect a bit the converter efficiency.
In case of SR MOSFETs with low parasitic capacitance, capacitive currents lasting less than
10% of the clock cycle are filtered: the gate drive of course will go high when the current
really flows through the body diode (i.e. the comparator sensing DVS1,2 signal and
referenced to the V
TH_ON
threshold is triggered). In case of SR MOSFETs with higher
parasitic capacitance, capacitive currents lasting more than 10% of the clock cycle cannot
be filtered by the turn-on delay and premature turn-on will be present.





 (



#!$"&#
'" % 
#!$"&#
'" % 


DocID029495 Rev 1 11/20
SRK2001A Operation description
20
Figure 6. Capacitive current spike effect at turn-on
Figure 7 shows the turn-on at the full load with a minimum delay (T
D_On_min
) and at the
reduced load with an increased delay (up to T
D_On.max
equal to 10% of the clock cycle).
At the startup and on the low consumption mode exiting, the control circuit starts with
a turn-on delay set to 7% of the clock cycle and progressively adapts it to the proper value.
Figure 7. Full load and light load turn-on



















!#  '(%#$
%$&&#

(%#$#
"& #
!*
'%)
(%#$
!# #
'"



!#  '(%#$
%$&&#

(%#$#
"& #
!*
'%)
(%#$
!# #
'"


Operation description SRK2001A
12/20 DocID029495 Rev 1
7.3 Adaptive turn-off
The SR MOSFET turn-off may be triggered by two different mechanisms: by the adaptive
turn-off mechanism (two-slope turn-off) or by the ZCD_OFF comparator (fast turn-off, see
Section 7.4).
Due to the stray inductance in series with the SR MOSFET R
DS(on)
(mainly the package
stray inductance), the sensed drain-source signal is not really equal to the voltage drop
across the MOSFET R
DS(on)
, but it anticipates the time instant where the current reaches
zero, causing a premature MOSFET turn-off.
To overcome this problem (without adding any stray inductance compensation circuit), the
device uses a turn-off mechanism based on an adaptive algorithm. This consists in turning
off the SR MOSFET with a certain delay after the sensed drain-source voltage has reached
zero and adapting progressively this delay in order to maximize the conduction period and
get the target residual conduction (T
diode
) of the MOSFET body diode after the turn-off.
Figure 8 shows this adaptive algorithm: cycle-by-cycle the conduction time is maximized
allowing in a steady-state the maximum converter efficiency.
Figure 8. Adaptive turn-off
After the turn-on, a blanking time (equal to 50% of the clock period - refer to Figure 6) masks
the adaptive turn-off mechanism in order to avoid an undesired turn-off due to the drain-
source voltage drop, consequent to the MOSFET switch-on (the flowing current passes from
the body diode to MOSFET channel resistance) or due to the ringing generated at the
MOSFET turn-on.
During the startup and on the low consumption mode exiting, the control circuit turns off the
SR MOSFET at 50% of the clock cycle and progressively adapts this delay in order to
maximize the SR MOSFET conduction time. This helps reducing system perturbations.
  
 
  












SRK2001A

Mfr. #:
Manufacturer:
STMicroelectronics
Description:
Power Management Specialized - PMIC Adaptive synchronous rectification controller for LLC resonant converter
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet