MAX4895EETE+

MAX4895E
VGA Port Protector
4 _______________________________________________________________________________________
Pin Description
PIN NAME FUNCTION
1 R High-ESD Protection Diodes for RGB Signals
2 G High-ESD Protection Diodes for RGB Signals
3 B High-ESD Protection Diodes for RGB Signals
4 GND Ground
5 V
L
Supply Voltage, +2.0V to V
CC
. Bypass V
L
to GND with a 1μF ceramic capacitor.
6 N.C. No Connection. Leave unconnected.
7 SDA0 SDA I/O. SDA0 referenced to V
L
.
8 SDA1 SDA I/O. SDA1 referenced to V
CC
.
9 SCL0 SCL I/O. SCL0 referenced to V
L
.
10 SCL1 SCL I/O. SCL1 referenced to V
CC
.
11 H0 Horizontal Sync Input
12 H1 Horizontal Sync Output
13 V0 Vertical Sync Input
14 V1 Vertical Sync Output
15 V
CC
Power-Supply Voltage, +4.5V to +5.5V. Bypass V
CC
to GND with a 1μF ceramic capacitor.
16 EN Enable for H1 and V1 Outputs
— EP
Exposed Pad. Connect EP to GND or leave unconnected. For enhanced thermal dissipation,
connect EP to a copper area as large as possible. Do not use EP as a sole ground connection.
15
16
14
13
5
6
7
B
GND
8
R
SCL1
SCL0
H1
13
V1
4
12 10 9
V
CC
EN
SDA1
SDA0
N.C.
V
L
MAX4895E
GH0
2
11
V0
TQFN
(3mm
×
3mm)
+
TOP VIEW
EP
Pin Configuration
MAX4895E
VGA Port Protector
_______________________________________________________________________________________ 5
Applications Information
The MAX4895E provides the level shifting necessary to
drive two standard VGA ports from a graphics controller
as low as +2.2V. Internal buffers drive the HSYNC and
VSYNC signals to VGA standard TTL levels. The DDC
switch provides level shifting by clamping signals to a
diode drop less than V
L
(see the
Typical Operating
Circuit
). Connect V
L
to +3.3V for normal operation.
Power-Supply Decoupling
Bypass V
CC
and V
L
to ground with a 1µF ceramic
capacitor as close as possible to the device.
PCB Layout
High-speed switches such as the MAX4895E require
proper PCB layout for optimum performance. Ensure
that impedance-controlled PCB traces for high-speed
signals are matched in length and are as short as pos-
sible. Connect the exposed pad to a solid ground
plane.
Functional Diagram
MAX4895E
±15kV±15kV±15kV
H1
V1
H0
V0
EN
SCL0
SDA1
SCL1
SDA0
CLAMP
±15kV±15kV
B
±15kV
G
±15kV
R
V
L
V
CC
GND
MAX4895E
VGA Port Protector
6 _______________________________________________________________________________________
Detailed Description
The MAX4895E integrates level-translating buffers and
features R, G, B port protection for VGA signals.
Horizontal and vertical synchronization (H0/V0) inputs
feature level-shifting buffers to support low-voltage
CMOS or standard TTL-compatible graphics con-
trollers. The device meets ±10mA VESA drive require-
ments. The MAX4895E also features I
2
C level shifting
using two nMOS devices. All outputs maintain ±15kV
Human Body Model (HBM) and ±8kV Contact
Discharge per IEC 61000-4-2 on seven terminals
(SDA1, SCL1, H1, V1, R, G, B). The R, G, B pads pro-
tect the digital-to-analog converter (DAC) and are sim-
ply placed in parallel with the R, G, B outputs for the
DAC and VGA socket.
Horizontal/Vertical Sync Level Shifter
HSYNC/VSYNC are buffered to provide level shifting
and drive capability to meet the VESA specification.
Input logic levels (V
IL
, V
IH
) are connected to V
L
(see
the
Electrical Characteristics
table). The level-shifted
outputs (H1 and V1) are pulled low when EN is driven
low (see Table 1). Logic-level output (V
OL
, V
OH
) are
+5.0V TTL compatible.
Display Data Channel Switches
The MAX4895E incorporates two nMOS switches for I
2
C
level shifting. The SDA, SCL terminals are voltage
clamped to a diode drop less than the V
L
voltage.
Voltage clamping provides protection and compatibility
with SDA, SCL signals and low-voltage ASICs. Supply
+2.5V to +3.3V on V
L
to provide voltage clamping for
VESA I
2
C-compatible signals. The SDA, SCL switches
are identical, and each switch can be used to route
SDA or SCL signals.
RGB
There are three terminals for R, G, and B. The only
function of these terminals is to provide high-level ESD
protection to the RGB lines, while at the same time,
keeping the capacitance on the RGB lines to a mini-
mum. The R, G, B terminals are identical, and any of
the three terminals can be used to protect red, green,
or blue video signals.
ESD Protection
As with all Maxim devices, ESD-protection structures
are incorporated on all terminals to protect against
electrostatic discharges encountered during handling
and assembly. Additionally, the MAX4895E is protected
to ±15kV on the RGB terminals and outputs H1, V1,
SDA1, and SCL1 by the Human Body Model (HBM). For
optimum ESD performance, bypass V
CC
to ground with
a 1µF ceramic capacitor.
ESD protection can be tested in various ways. The R,
G, B terminals and outputs H1, V1, SDA1, and SCL1 of
the MAX4895E are characterized for protection to the
following limits:
• ±15kV using the Human Body Model
• ±8kV IEC 61000-4-2 Contact Discharge
ESD Test Conditions
ESD performance depends on a variety of conditions.
Contact Maxim for a reliability report documenting test
setup, methodology, and results.
Table 1. HV Truth Table
EN FUNCTION
1 HSYNC/VSYNC level shifting enabled
0 H1, V1 = 0
Table 2. DDC Truth Table
EN FUNCTION
1
SDA0 to SDA1
SCL0 to SCL1
0 SDA1, SCL1, high impedance

MAX4895EETE+

Mfr. #:
Manufacturer:
Maxim Integrated
Description:
Multimedia ICs Video ICs VGA Port Protecto
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet