LT1618
7
sn1618 1618fas
APPLICATIONS INFORMATION
WUU
U
Setting Output Voltage
To set the output voltage, select the values of R1 and R2
(see Figure 1) according to the following equation.
RR
V
OUT
12
1 263
1=
.
For current source applications, use the FB pin for over-
voltage protection. Pick R1 and R2 so that the output
voltage will not go too high if the load is disconnected or
if the load current drops below the preset value. Typically
choose R1 and R2 so that the overvoltage value will be
about 20% to 30% higher than the normal output voltage
(when in constant-current mode). This prevents the volt-
age loop from interfering with the current loop in current
source applications. For battery charger applications, pick
the values of R1 and R2 to give the desired end of charge
voltage.
Selecting R
SENSE
/Current Sense Adjustment
Use the following formula to choose the correct current
sense resistor value (for constant current operation).
R
SENSE
= 50mV/I
MAX
For designs needing an adjustable current level, the I
ADJ
pin is provided. With the I
ADJ
pin tied to ground, the
nominal current sense voltage is 50mV (appearing be-
tween the ISP and ISN pins). Applying a positive DC
voltage to the I
ADJ
pin will decrease the current sense
voltage according to the following formula:
V
VV
ISENSE
IADJ
=
1 263 0 8
25
.–(.)
For example, if 1V is applied to the I
ADJ
pin, the current
sense voltage will be reduced to about 18mV. This
adjustability allows the regulated current to be reduced
without changing the current sense resistor (e.g. to adjust
brightness in an LED driver or to reduce the charge current
in a battery charger). If the I
ADJ
pin is taken above 1.6V,
the output of the error amplifier (the V
C
pin) will be pulled
down and the LT1618 will stop switching.
A pulse width modulated (PWM) signal can also be used
to adjust the current sense voltage; simply add an RC
filterto convert the PWM signal into a DC voltage for the
I
ADJ
pin. If the I
ADJ
pin is not used, it should be tied to
ground. Do not leave the pin floating.
For applications needing only a simple one-step current
sense adjustment, the circuit in Figure 2 works well. If a
large value resistor (2M) is placed between the I
ADJ
pin
and ground, the current sense voltage will reduce to about
25mV, providing a 50% reduction in current. Do not leave
the I
ADJ
pin open. This method gives a well-regulated
current value in both states, and is controlled by a logic
signal without the need for a variable PWM or DC control
signal. When the NMOS transistor is on, the current sense
voltage will be 50mV, when it is off, the current sense
voltage will be reduced to 25mV.
Figure 2
LT1618
I
ADJ
2M
FULL
CURRENT
1618 F02
Considerations When Sensing Input Current
In addition to regulating the DC output current for current-
source applications, the constant-current loop of the
LT1618 can also be used to provide an accurate input
current limit. Boost converters cannot provide output
short-circuit protection, but the surge turn-on current can
be drastically reduced using the LT1618’s current sense
at the input. SEPICs, however, have an output that is DC-
isolated from the input, so an input current limit not only
helps soft-start the output but also provides excellent
short-circuit protection.
LT1618
8
sn1618 1618fas
APPLICATIONS INFORMATION
WUU
U
Figure 3
LOAD
V
OUT
L1
SWITCH
NODE
1618 • F03
V
IN
HIGH
FREQUENCY
CIRCULATING
PATH
When sensing input current, the sense resistor should be
placed in front of the inductor (between the decoupling
capacitor and the inductor) as shown in the circuits in the
Typical Applications section. This will regulate the average
inductor current and maintain a consistent inductor ripple
current, which will, in turn, maintain a well regulated input
current. Do not place the sense resistor between the input
source and the input decoupling capacitor, as this may
allow the inductor ripple current to vary widely (even
though the average input current and the average inductor
current will still be regulated). Since the inductor current
is a triangular waveform (not a DC waveform like the
output current) some tweaking of the compensation
values (R
C
and C
C
on the V
C
pin) may be required to ensure
a clean inductor ripple current while the constant-current
loop is in effect. For these applications, the constant-
current loop response can usually be improved by reduc-
ing the R
C
value, or by adding a capacitor (with a value of
approximately C
C
/10) in parallel with the R
C
and C
C
compensation network.
Frequency Compensation
The LT1618 has an external compensation pin (V
C
), which
allows the loop response to be optimized for each applica-
tion. An external resistor and capacitor (or sometimes just
a capacitor) are placed at the V
C
pin to provide a pole and
a zero (or just a pole) to ensure proper loop compensation.
Numerous other poles and zeroes are present in the closed
loop transfer function of a switching regulator, so the V
C
pin pole and zero are positioned to provide the best loop
response. A thorough analysis of the switching regulator
control loop is not within the scope of this data sheet, and
will not be presented here, but values of 2k and 10nF will
be a good choice for many designs. For those wishing to
optimize the compensation, use the 2k and 10nF as a
starting point. For LED backlight applications where a
pulse-width modulation (PWM) signal is used to drive
the I
ADJ
pin, the resistor is usually not included in the
compensation network. This helps to provide additional
filtering of the PWM signal at the output of the error
amplifier (the V
C
pin).
Switch Node Considerations
To maximize efficiency, switch rise and fall times are made
as short as possible. To prevent radiation and high fre-
quency resonance problems, proper layout of the high
frequency switching path is essential. Keep the output
switch (SW pin), diode and output capacitor as close
together as possible. Minimize the length and area of all
traces connected to the switch pin, and always use a
ground plane under the switching regulator to minimize
interplane coupling. The high speed switching current
path is shown in Figure 3. The signal path including the
switch, output diode and output capacitor contains nano-
second rise and fall times and should be kept as short as
possible.
LT1618
9
sn1618 1618fas
TYPICAL APPLICATIO S
U
LOAD CURRENT (mA)
0
EFFICIENCY (%)
80
75
70
65
60
50 100 150 200
1618 TA02b
250 300
4.5W Direct Broadcast Satellite (DBS) Power Supply with Short-Circuit Protection
Efficiency
LHCP
RHCP
0V
3.3V
SHDN
I
ADJ
V
C
V
IN
SW
ISN
ISP
FB
LT1618
R1
100k
R2
10k
R5
24.9k
V
IN
12V
C1
4.7µF
C
C
33nF
C3
3.3µF
C4
3.3µF
1618 TA02a
D1
L1
33µH
L3
2.2µH
L2
33µH
3
2
1
9
8
7
GND
5104
C1: TAIYO YUDEN EMK316BJ475 (408) 573-4150
C2: TAIYO YUDEN TMK316BJ105 (408) 573-4150
C3, C4: TAIYO YUDEN TMK325BJ335 (408) 573-4150
D1: ON SEMICONDUCTOR MBRM140 (800) 282-9855
L1, L2: SUMIDA CR54-330 (847) 956-0666
L3: SUMIDA CR43-2R2 (847) 956-0666
0.068
R
C
2k
C2
1µF
Q1
MMBT3904
Q1
FMMT717
ZETEX
D2
MURS110
13.5V/18.5V
22kHz
NETWORK
TUNING
R3
10k
R4
1k
ADD 5V

LT1618EDD#PBF

Mfr. #:
Manufacturer:
Analog Devices / Linear Technology
Description:
Switching Voltage Regulators Const-C/Const-V 1.4MHz Boost DC/DC Conv
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet