LC717A00AR
www.onsemi.com
4
Table 4. I
2
C COMPATIBLE BUS TIMING CHARACTERISTICS
(V
SS
= 0 V, V
DD
= 2.6 to 5.5 V, T
A
= −40 to +105°C, Not tested at low temperature before shipment.)
Parameter
Symbol Pin Name Conditions Min Typ Max Unit Remarks
SCL Clock Frequency f
SCL
SCL − − 400 kHz
START Condition Hold Time t
HD;STA
SCL, SDA 0.6 − −
ms
SCL Clock Low Period t
LOW
SCL 1.3 − −
ms
SCL Clock High Period t
HIGH
SCL 0.6 − −
ms
Repeated START Condition
Setup Time
t
SU;STA
SCL, SDA 0.6 − −
ms
(Note 11)
Data Hold Time t
HD;DAT
SCL, SDA 0 − 0.9
ms
Data Setup Time t
SU;DAT
SCL, SDA 100 − −
ns
(Note 11)
SDA, SCL Rise/Fall Time t
r
/ t
f
SCL, SDA − − 300 ns (Note 11)
STOP Condition Setup Time t
SU;STO
SCL, SDA 0.6 − −
ms
STOP-to-START Bus Release Time t
BUF
SCL, SDA 1.3 − −
ms
(Note 11)
Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product
performance may not be indicated by the Electrical Characteristics if operated under different conditions.
11. Design-guaranteed values (not tested before shipment).
Table 5. SPI BUS TIMING CHARACTERISTICS
(V
SS
= 0 V, V
DD
= 2.6 to 5.5 V, T
A
= −40 to +105°C, Not tested at low temperature before shipment.)
Parameter
Symbol Pin Name Conditions Min Typ Max Unit Remarks
SCK Clock Frequency f
SCK
SCK − − 5 MHz
SCK Clock Low Time t
LOW
SCK 90 − − ns (Note 12)
SCK Clock High Time t
HIGH
SCK 90 − − ns (Note 12)
Input Signal Rise/Fall Time t
r
/ t
f
nCS, SCK, SI − − 300 ns (Note 12)
nCS Setup Time t
SU;NCS
nCS, SCK 90 − − ns (Note 12)
SCK Clock Setup Time t
SU;SCK
nCS, SCK 90 − − ns (Note 12)
Data Setup Time t
SU;SI
SCK, SI 20 − − ns (Note 12)
Data Hold Time t
HD;SI
SCK, SI 30 − − ns (Note 12)
nCS Hold Time t
HD;NCS
nCS, SCK 90 − − ns (Note 12)
SCK Clock Hold Time t
HD;SCK
nCS, SCK 90 − − ns (Note 12)
nCS Standby Pulse Width t
CPH
nCS 90 − − ns (Note 12)
Output High Impedance Time
from nCS
t
CHZ
nCS, SO − − 80 ns (Note 12)
Output Data Determination Time t
v
SCK, SO − − 80 ns (Note 12)
Output Data Hold Time t
HD;SO
SCK, SO 0 − − ns (Note 12)
Output Low Impedance Time
from SCK Clock
t
CLZ
SCK, SO 0 − − ns (Note 12)
Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product
performance may not be indicated by the Electrical Characteristics if operated under different conditions.
12.Design-guaranteed values (not tested before shipment).