REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
a
AD7801
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700 World Wide Web Site: http://www.analog.com
Fax: 617/326-8703 © Analog Devices, Inc., 1997
+2.7 V to +5.5 V, Parallel Input,
Voltage Output 8-Bit DAC
FUNCTIONAL BLOCK DIAGRAM
INPUT
REGISTER
DAC
REGISTER
I DAC
÷
2
POWER-ON
RESET
AD7801
V
OUT
AGND
PD CLR LDAC
REFIN V
DD
DGND
D7
D0
WR
CS
I/V
MUX
CONTROL
LOGIC
FEATURES
Single 8-Bit DAC
20-Pin SOIC/TSSOP Package
+2.7 V to +5.5 V Operation
Internal and External Reference Capability
DAC Power-Down Function
Parallel Interface
On-Chip Output Buffer Rail-to-Rail Operation
Low Power Operation 1.75 mA max @ 3.3 V
Power-Down to 1 mA max @ 258C
APPLICATIONS
Portable Battery Powered Instruments
Digital Gain and Offset Adjustment
Programmable Voltage and Current Sources
Programmable Attenuators
GENERAL DESCRIPTION
The AD7801 is a single, 8-bit, voltage out DAC that operates
from a single +2.7 V to +5.5 V supply. Its on-chip precision output
buffer allows the DAC output to swing rail to rail. The AD7801
has a parallel microprocessor and DSP compatible interface with
high speed registers and double buffered interface logic. Data is
loaded to the input register on the rising edge of CS or WR.
Reference selection for the AD7801 can be either an internal
reference derived from the V
DD
or an external reference applied
at the REFIN pin. The output of the DAC can be cleared by
using the asynchronous CLR input.
The low power consumption of this part makes it ideally suited
to portable battery operated equipment. The power consump-
tion is less than 5 mW at 3.3 V, reducing to less than 3 µW in
power-down mode.
The AD7801 is available in a 20-lead SOIC and a 20-lead
TSSOP package.
PRODUCT HIGHLIGHTS
1. Low Power, Single Supply operation. This part operates
from a single +2.7 V to +5.5 V supply and consumes typically
5 mW at 3 V, making it ideal for battery powered applications.
2. The on-chip output buffer amplifier allows the output of the
DAC to swing rail to rail with a settling time of typically 1.2 µs.
3. Internal or external reference capability.
4. High speed parallel interface.
5. Power-down capability. When powered down the DAC
consumes less than 1 µA at 25°C.
6. Packaged in 20-lead SOIC and TSSOP packages.
AD7801* PRODUCT PAGE QUICK LINKS
Last Content Update: 02/23/2017
COMPARABLE PARTS
View a parametric search of comparable parts.
DOCUMENTATION
Data Sheet
AD7801: +2.7 V to +5.5 V, Parallel Input, Voltage Output 8-
Bit DAC Data Sheet
REFERENCE MATERIALS
Solutions Bulletins & Brochures
Digital to Analog Converters ICs Solutions Bulletin
DESIGN RESOURCES
AD7801 Material Declaration
PCN-PDN Information
Quality And Reliability
Symbols and Footprints
DISCUSSIONS
View all AD7801 EngineerZone Discussions.
SAMPLE AND BUY
Visit the product page to see pricing options.
TECHNICAL SUPPORT
Submit a technical question or find your regional support
number.
DOCUMENT FEEDBACK
Submit feedback for this data sheet.
This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not
trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.
–2–
REV. 0
AD7801–SPECIFICATIONS
(V
DD
= +2.7 V to +5.5 V, Internal Reference; C
L
= 100 pF, R
L
= 10 kV to V
DD
and GND.
All specifications T
MIN
to T
MAX
unless otherwise noted.)
Parameter B Versions
1
Units Conditions/Comments
STATIC PERFORMANCE
Resolution 8 Bits
Relative Accuracy
2
±1 LSB max
Differential Nonlinearity ±1 LSB max Guaranteed Monotonic
Zero-Code Error @ +25°C 3 LSB typ All Zeros Loaded to DAC Register
Full-Scale Error –0.75 LSB typ All Ones Loaded to DAC Register
Zero-Code Error Drift 100 µV/°C typ
Gain Error
3
±1 % FSR typ
DAC REFERENCE INPUT
REFIN Input Range 1 to V
DD
/2 V min/V max
REFIN Input Impedance 10 M typ
OUTPUT CHARACTERISTICS
Output Voltage Range 0 to V
DD
V min/V max
Output Voltage Settling Time 2 µs max Typically 1.2 µs
Slew Rate 7.5 V/µs typ
Digital-to-Analog Glitch Impulse 1 nV-s typ 1 LSB Change Around Major Carry
Digital Feedthrough 0.2 nV-s typ
DC Output Impedance 40 typ
Short Circuit Current 14 mA typ
Power Supply Rejection Ratio
4
0.0003 %/% max V
DD
= ±10%
LOGIC INPUTS
Input Current ±10 µA max
V
INL
, Input Low Voltage 0.8 V max V
DD
= +5 V
V
INL
, Input Low Voltage 0.6 V max V
DD
= +3 V
V
INH
, Input High Voltage 2.4 V min V
DD
= +5 V
V
INH
, Input High Voltage 2.1 V min V
DD
= +3 V
Pin Capacitance 7 pF max
POWER REQUIREMENTS
V
DD
2.7/5.5 V min/V max
I
DD
(Normal Mode) DAC Active and Excluding Load Current
V
DD
= 3.3 V V
IH
= V
DD
and V
IL
= GND
@ 25°C 1.55 mA max See Figure 6
T
MIN
to T
MAX
1.75 mA max
V
DD
= 5.5 V
@ 25°C 2.35 mA max
T
MIN
to T
MAX
2.5 mA max
I
DD
(Power-Down)
@ 25°C1µA max V
IH
= V
DD
and V
IL
= GND
T
MIN
to T
MAX
2 µA max See Figure 18
NOTES
1
Temperature ranges are as follows: B Version: –40°C to +105°C
2
Relative Accuracy is calculated using a reduced code range of 15 to 245.
3
Gain Error is specified between Codes 15 and 245. The actual error at Code 15 is typically 3 LSB.
4
Guaranteed by characterization at product release, not production tested.
Specifications subject to change without notice.
Figure 1. Timing Diagram for Parallel Data Write
t
1
t
2
t
4
t
3
t
5
t
6
t
7
t
8
CS
WR
D7-D0
LDAC
CLR

AD7801BRUZ-REEL

Mfr. #:
Manufacturer:
Description:
Digital to Analog Converters - DAC 2.7V-5.5V VOut 8-Bit Parallel Input
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union