Expand menu
Hello, Sign in
My Account
0
Cart
Home
Products
Sensors
Semiconductors
Passive Components
Connectors
Power
Electromechanical
Optoelectronics
Circuit Protection
Integrated Circuits - ICs
Main Products
Manufacturers
Blog
Services
About OMO
About Us
Contact Us
Check Stock
V105ADAG8
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
P16-P18
P19-P19
IDTV105A
DUAL-CHANNEL,TRIPLE 10-BIT L
VDS TRANSMI
TTER
COMMERCIAL TEMPERATURE RANGE
DUAL-CHANNEL,TRIP
LE 10-BIT LVDS TRANSM
ITTER
10
IDTV105A
712
1/3
CONFIDENTIAL
Figure 3.
TXA16
TXA15
TXA14
TXA13
TXA12
TXA1
1
TXA10
TXA1
TXB1
TXC1
TXD1
TXE1
L
VDS Output
TXB16
TXB15
TXB14
TXB13
TXB12
TXB1
1
TXB10
TXC16
TXC15
TXC14
TXC13
TXC12
TXC1
1
TXC10
TXD16
TXD15
TXD14
TXD13
TXD12
TXD1
1
TXD10
TXE16
TXE15
TXE14
TXE13
TXE12
TXE1
1
TXE10
TCLK1 OUT
(Differential)
V
DIF
= 0V
Previous Cycle
V
DIF
= 0V
Next Cycle
t
TOP
1
t
TOP
0
t
TOP
6
t
TOP
5
t
TOP
4
t
TOP
3
t
TOP
2
IDTV105A
DUAL-CHANNEL,TRIPLE 10-BIT L
VDS TRANSMI
TTER
COMMERCIAL TEMPERATURE RANGE
DUAL-CHANNEL,TRIP
LE 10-BIT LVDS TRANSM
ITTER
11
IDTV105A
712
1/3
CONFIDENTIAL
Figure 4.
TXA26
TXA25
TXA24
TXA23
TXA22
TXA21
TXA20
TXA2
TXB2
TXC2
TXD2
TXE2
L
VDS Output
TXB16
TXB25
TXB24
TXB23
TXB22
TXB21
TXB20
TXC26
TXC25
TXC24
TXC23
TXC22
TXC21
TXC20
TXD26
TXD25
TXD24
TXD23
TXD22
TXD21
TXD20
TXE26
TXE25
TXE24
TXE23
TXE22
TXE21
TXE20
TCLK2 OUT
(Differential)
V
DIF
= 0V
Previous Cycle
V
DIF
= 0V
Next Cycle
t
TOP
1
t
TOP
0
t
TOP
6
t
TOP
5
t
TOP
4
t
TOP
3
t
TOP
2
IDTV105A
DUAL-CHANNEL,TRIPLE 10-BIT L
VDS TRANSMI
TTER
COMMERCIAL TEMPERATURE RANGE
DUAL-CHANNEL,TRIP
LE 10-BIT LVDS TRANSM
ITTER
12
IDTV105A
712
1/3
CONFIDENTIAL
Figure 5.
Figure 6.
Phase Lock Loop T
ime
PD
2.0V
V
CC
3.0V
CLKIN
TCLK1±
TCLK2±
t
TPLL
3.6V
V
DIF
= 0V
CLKIN
1st
pixel
L
VDS Output Data Mapping
V
CC
DE
GND
T
A1n, TB1n, TC1n
n = 0 - 9
HSYNC
VSYNC
RES 1
1, 12
NOTE: CTRL
2 = H (Double
Edge Input)
CLKIN for R/F = VCC, s
olid line
CLKIN for R/F = G
ND, dashed line
Single-In, Dual-Out (
DDR On) CTRL<2:0> = HHL
Single-In, Dual-Out (DDR Off); MODE<2:0> = LHL
V
CC
GND
V
CC
GND
V
CC
GND
data
T
A1n,
TB1n, TC
1n
n = 0 - 9
HSYNC
VSYNC
RES 1
1, 12
2nd
pixel
data
1st
pixel
data
2nd
pixel
data
1st
pixel
data
2nd
pixel
data
1st
pixel
data
2nd
pixel
data
1st
pixel
data
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
P16-P18
P19-P19
V105ADAG8
Mfr. #:
Buy V105ADAG8
Manufacturer:
IDT
Description:
LVDS Interface IC Dual channel 10-bit LVDS Transmitter
Lifecycle:
New from this manufacturer.
Delivery:
DHL
FedEx
Ups
TNT
EMS
Payment:
T/T
Paypal
Visa
MoneyGram
Western
Union
Products related to this Datasheet
V105ADAG8
V105ADAGT
IDTV105ADAG