NLVVHC1G132DFT1G

© Semiconductor Components Industries, LLC, 2013
July, 2013 Rev. 21
1 Publication Order Number:
MC74VHC1G132/D
MC74VHC1G132
2-Input NAND
Schmitt-Trigger
The MC74VHC1G132 is a single gate CMOS Schmitt NAND
trigger fabricated with silicon gate CMOS technology. It achieves high
speed operation similar to equivalent Bipolar Schottky TTL while
maintaining CMOS low power dissipation.
The internal circuit is composed of three stages, including a buffer
output which provides high noise immunity and stable output.
The MC74VHC1G132 input structure provides protection when
voltages up to 7 V are applied, regardless of the supply voltage. This
allows the MC74VHC1G132 to be used to interface 5 V circuits to 3 V
circuits.
The MC74VHC1G132 can be used to enhance noise immunity or to
square up slowly changing waveforms.
Features
High Speed: t
PD
= 3.6 ns (Typ) at V
CC
= 5 V
Low Power Dissipation: I
CC
= 1.0 mA (Max) at T
A
= 25°C
Power Down Protection Provided on Inputs
Balanced Propagation Delays
Pin and Function Compatible with Other Standard Logic Families
Chip Complexity: FETs = 68; Equivalent Gates = 16
NLV Prefix for Automotive and Other Applications Requiring
Unique Site and Control Change Requirements; AECQ100
Qualified and PPAP Capable
These Devices are PbFree and are RoHS Compliant
Figure 1. Pinout (Top View)
V
CC
IN B
IN A
OUT Y
GND
IN A
IN B
OUT Y
&
Figure 2. Logic Symbol
1
2
3
4
5
PIN ASSIGNMENT
1
2
3 GND
IN B
IN A
4
5V
CC
OUT Y
L
L
H
H
L
H
L
H
FUNCTION TABLE
Inputs Output
AB
H
H
H
L
Y
See detailed ordering and shipping information in the package
dimensions section on page 4 of this data sheet.
ORDERING INFORMATION
http://onsemi.com
SC88A / SOT353 / SC70
DF SUFFIX
CASE 419A
TSOP5 / SOT23 / SC59
DT SUFFIX
CASE 483
MARKING
DIAGRAMS
1
5
1
5
1
5
VD M G
G
VD = Device Code
M = Date Code*
G = PbFree Package
1
5
(Note: Microdot may be in either location)
*Date Code orientation and/or position may vary
depending upon manufacturing location.
VD M G
G
M
MC74VHC1G132
http://onsemi.com
2
MAXIMUM RATINGS
Symbol Parameter Value Unit
V
CC
DC Supply Voltage *0.5 to )7.0 V
V
IN
DC Input Voltage 0.5 to +7.0 V
V
OUT
DC Output Voltage *0.5 to V
CC
)0.5 V
I
IK
DC Input Diode Current 20 mA
I
OK
DC Output Diode Current $20 mA
I
OUT
DC Output Sink Current $12.5 mA
I
CC
DC Supply Current per Supply Pin $25 mA
T
STG
Storage Temperature Range *65 to )150 °C
T
L
Lead Temperature, 1 mm from Case for 10 Seconds 260 °C
T
J
Junction Temperature Under Bias )150 °C
q
JA
Thermal Resistance SC705/SC88A (Note 1)
TSOP5
350
230
°C/W
P
D
Power Dissipation in Still Air at 85°CSC705/SC88A
TSOP5
150
200
mW
MSL Moisture Sensitivity Level 1
F
R
Flammability Rating Oxygen Index: 28 to 34 UL 94 V0 @ 0.125 in
V
ESD
ESD Withstand Voltage Human Body Model (Note 2)
Machine Model (Note 3)
Charged Device Model (Note 4)
u2000
u200
N/A
V
I
LATCHUP
Latchup Performance Above V
CC
and Below GND at 125°C (Note 5) $500 mA
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
1. Measured with minimum pad spacing on an FR4 board, using 10 mmby1 inch, 2ounce copper trace with no air flow.
2. Tested to EIA/JESD22A114A.
3. Tested to EIA/JESD22A115A.
4. Tested to JESD22C101A.
5. Tested to EIA/JESD78.
RECOMMENDED OPERATING CONDITIONS
Symbol Parameter Min Max Unit
V
CC
DC Supply Voltage 2.0 5.5 V
V
IN
DC Input Voltage 0.0 5.5 V
V
OUT
DC Output Voltage 0.0 V
CC
V
T
A
Operating Temperature Range *55 )125 °C
t
r
, t
f
Input Rise and Fall Time V
CC
= 3.3 V ± 0.3 V
V
CC
= 5.0 V ± 0.5 V
No Limit
No Limit
ns/V
Device Junction Temperature versus
Time to 0.1% Bond Failures
Junction
Temperature °C
Time, Hours Time, Years
80 1,032,200 117.8
90 419,300 47.9
100 178,700 20.4
110 79,600 9.4
120 37,000 4.2
130 17,800 2.0
140 8,900 1.0
1
1 10 100
1000
TIME, YEARS
NORMALIZED FAILURE RATE
T
J
= 80
C°
T
J
= 90
C°
T
J
= 100 C°
T
J
= 110 C°
T
J
= 130 C°
T
J
= 120 C°
FAILURE RATE OF PLASTIC = CERAMIC
UNTIL INTERMETALLICS OCCUR
Figure 3. Failure Rate vs. Time Junction Temperature
MC74VHC1G132
http://onsemi.com
3
DC ELECTRICAL CHARACTERISTICS
Symbol Parameter Test Conditions
V
CC
(V)
T
A
= 25°C T
A
85°C 55 T
A
125°C
Unit
Min Typ Max Min Max Min Max
V
T+
Positive Threshold
Voltage
3.0
4.5
5.5
1.50
2.35
2.80
1.88
2.66
3.21
2.25
3.10
3.70
1.50
2.35
2.80
2.25
3.10
3.70
1.50
2.35
2.80
2.25
3.10
3.70
V
V
T
Negative Threshold
Voltage
3.0
4.5
5.5
0.65
1.10
1.45
1.03
1.62
2.02
1.40
2.10
2.60
0.65
1.10
1.45
1.40
2.10
2.60
0.65
1.10
1.45
1.40
2.10
2.60
V
V
H
Hysteresis Voltage 3.0
4.5
5.5
0.30
0.40
0.50
0.85
1.05
1.20
1.60
2.00
2.25
0.30
0.40
0.50
1.60
2.00
2.25
0.30
0.40
0.50
1.60
2.00
2.25
V
V
OH
Minimum HighLevel
Output Voltage
I
OH
= 50mA
V
IN
= V
CC
or GND 2.0 1.9 2.0 1.9 1.9
V
V
IN
= V
IH
or V
IL
I
OH
= 50 mA
3.0
4.5
2.9
4.4
3.0
4.5
2.9
4.4
2.9
4.5
I
OH
= 4 mA
I
OH
= 8 mA
3.0
4.5
2.58
3.94
2.48
3.80
2.34
3.66
V
V
OL
Maximum LowLevel
Output Voltage
V
IN
= V
IH
or V
IL
I
OL
= 50 mA
2.0
3.0
4.5
0.0
0.0
0.0
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
V
I
OL
= 4 mA
I
OL
= 8 mA
3.0
4.5
0.36
0.36
0.44
0.44
0.52
0.52
V
I
IN
Maximum Input
Leakage Current
V
IN
= 5.5 V or GND 0 to
5.5
±0.1 ±1.0 ±1.0
mA
I
CC
Maximum Quiescent
Supply Current
V
IN
= V
CC
or GND 5.5 1.0 20 40
mA
AC ELECTRICAL CHARACTERISTICS C
load
= 50 pF, Input t
r
/t
f
= 3.0 ns
Symbol
Parameter Test Conditions
T
A
= 25°C T
A
85°C 55 T
A
125°C
Unit
Min Typ Max Min Max Min Max
t
PLH
,
t
PHL
Maximum Propagation
Delay, A or B to Y
V
CC
= 3.3 ± 0.3 V C
L
= 15 pF
C
L
= 50 pF
4.6
6.1
11.9
15.4
1.0
1.0
14.0
17.5
1.0
1.0
16.1
19.6
ns
V
CC
= 5.0 ± 0.5 V C
L
= 15 pF
C
L
= 50 pF
3.6
4.3
7.7
9.7
1.0
1.0
9.0
11.0
1.0
1.0
10.3
12.3
C
IN
Maximum Input Capacit-
ance
5.5 10 10 10 pF
C
PD
Power Dissipation Capacitance (Note 6)
Typical @ 25°C, V
CC
= 5.0 V
pF
11
6. C
PD
is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.
Average operating current can be obtained by the equation: I
CC(OPR
)
= C
PD
V
CC
f
in
+ I
CC
. C
PD
is used to determine the noload dynamic
power consumption; P
D
= C
PD
V
CC
2
f
in
+ I
CC
V
CC
.

NLVVHC1G132DFT1G

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
Logic Gates CAS DEVICE
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union