© Semiconductor Components Industries, LLC, 2008
April, 2008 - Rev. 3
1 Publication Order Number:
NB6L14M/D
NB6L14M
2.5 V/3.3 V 3.0 GHz
Differential 1:4 CML Fanout
Buffer
Multi-Level Inputs with Internal Termination
Description
The NB6L14M is a 3.0 GHz differential 1:4 CML clock or data
fanout buffer. The differential inputs incorporate internal 50 W
termination resistors that are accessed through the VT pin. This feature
allows the NB6L14M to accept various logic standards, such as
LVPECL, CML, or LVDS logic levels. The 16 mA differential CML
outputs provide matching internal 50 W terminations and produce
400 mV output swings when externally terminated with a 50 W
resistor to V
CC
. The V
REFAC
reference output can be used to rebias
capacitor-coupled differential or single-ended input signals. The 1:4
fanout design was optimized for low output skew applications.
The NB6L14M is a member of the ECLinPS MAX family of high
performance clock and data products.
Features
Input Clock Frequency > 3.0 GHz
Input Data Rate > 2.5 Gb/s
< 20 ps Within Device Output Skew
350 ps Typical Propagation Delay
90 ps Typical Rise and Fall Times
Differential CML Outputs, 340 mV Amplitude, Typical
CML Mode Operating Range: V
CC
= 2.375 V to 3.63 V with
GND = 0 V
Internal Input and Output Termination Resistors, 50 W
V
REFAC
Reference Output Voltage
-40°C to +85°C Ambient Operating Temperature
Available in 3 mm x 3 mm 16 Pin QFN
These are Pb-Free Devices
MARKING
DIAGRAM*
http://onsemi.com
QFN-16
MN SUFFIX
CASE 485G
NB6L
14M
ALYWG
G
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
G = Pb-Free Package
(Note: Microdot may be in either location)
16
1
*For additional marking information, refer to
Application Note AND8002/D.
See detailed ordering and shipping information in the package
dimensions section on page 9 of this data sheet.
ORDERING INFORMATION
Figure 1. Simplified Logic Diagram
QD
Q0
Q0
Q1
Q1
Q2
Q2
Q3
Q3
IN
VT
IN
EN
VREFAC
NB6L14M
http://onsemi.com
2
Q3 V
CC
Q0 Q0 V
CC
IN
V
REFAC
Q2
5678
16 15 14 13
12
11
10
9
1
2
3
4
Exposed Pad (EP)
Figure 2. QFN-16 Pinout
(Top View)
GND
VT
IN
Q3 EN
Q2
Q1
Q1
Figure 3. Logic Diagram
Q0
/Q0
Q1
/Q1
Q2
/Q2
Q3
/Q3
QD
50
W
50 W
EN
VREFAC
CLK
IN
IN
VT
Table 1. EN TRUTH TABLE
IN IN EN Q0:Q3 Q0:Q3
0
1
x
1
0
x
1
1
0
0
1
0+
1
0
1+
+ = On next negative transition of the input signal (IN).
x = Don't care.
Table 2. PIN DESCRIPTION
Pin Name I/O Description
1 Q1 CML Output
Non-inverted Differential Output. Typically Terminated with 50 W Resistor to V
CC
.
2 Q1 CML Output
Inverted Differential Output. Typically Terminated with 50 W Resistor to V
CC
.
3 Q2 CML Output
Non-inverted Differential Output. Typically Terminated with 50 W Resistor to V
CC
.
4 Q2 CML Output
Inverted Differential Output. Typically Terminated with 50 W Resistor to V
CC
.
5 Q3 CML Output
Non-inverted Differential Output. Typically Terminated with 50 W Resistor to V
CC
.
6 Q3 CML Output
Inverted Differential Output. Typically Terminated with 50 W Resistor to V
CC
.
7 V
CC
- Positive Supply Voltage
8 EN LVTTL/LVCMOS Synchronous Output Enable. When LOW, Q outputs will go LOW and Q outputs will
go HIGH on the next negative transition of IN input. The internal D
FF
register is
clocked on the falling edge of IN input (see Figure 16). The EN pin has an internal
pullup resistor and defaults HIGH when left open.
9 IN LVPECL, CML,
LVDS
Inverted Differential Clock Input. Internal 50 W Resistor to Termination Pin, VT.
10 V
REFAC
Output Voltage Reference for capacitor-coupled inputs, only.
11 VT
Internal 100 W center-tapped Termination Pin for IN and IN.
12 IN LVPECL, CML,
LVDS
Non-inverted Differential Clock Input. Internal 50 W Resistor to Termination Pin, VT.
13 GND - Negative Supply Voltage
14 V
CC
- Positive Supply Voltage
15 Q0 CML Output
Noninverted Differential Output. Typically Terminated with 50 W Resistor to V
CC
.
16 Q0 CML Output
Inverted Differential Output. Typically Terminated with 50 W Resistor to V
CC
.
- EP - The Exposed Pad (EP) on the QFN-16 package bottom is thermally connected to the
die for improved heat transfer out of package. The exposed pad must be attached to
a heat-sinking conduit. The pad is not electrically connected to the die, but is
recommended to be electrically and thermally connected to GND on the PC board.
1. In the differential configuration when the input termination pin VT, is connected to a common termination voltage or left open, and if no signal
is applied on IN/IN inputs, then the device will be susceptible to self-oscillation.
NB6L14M
http://onsemi.com
3
Table 3. ATTRIBUTES
Characteristics Value
ESD Protection Human Body Model
Machine Mode
> 2 kV
> 200 V
Moisture Sensitivity (Note 2) QFN-16 Level 1
Flammability Rating Oxygen Index: 28 to 34 UL 94 V-0 @ 0.125 in
Transistor Count 167
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
2. For additional information, see Application Note AND8003/D.
Table 4. MAXIMUM RATINGS
Symbol Parameter Condition 1 Condition 2 Rating Unit
V
CC
Positive Power Supply GND = 0 V 4.0 V
V
Io
Positive Input/Output GND = 0 V -0.5 V V
Io
V
CC
+ 0.5 V 4.5 V
I
IN
Input Current
Source or Sink Current (IN/IN)
50 mA
I
VREFAC
Sink/Source Current 2.0 mA
T
A
Operating Temperature Range -40 to +85 °C
T
stg
Storage Temperature Range -65 to +150 °C
q
JA
Thermal Resistance
(Junction-to-Ambient) (Note 3)
0 lfpm
500 lfpm
QFN-16
QFN-16
42
35
°C/W
°C/W
q
JC
Thermal Resistance (Junction-to-Case) 2S2P (Note 3) QFN-16 4 °C/W
T
sol
Wave Solder Pb-Free 265 °C
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
3. JEDEC standard multilayer board - 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

NB6L14MMNG

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
Clock Buffer 1:4 CML FANOUT
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet