AD9550
Rev. 0 | Page 9 of 20
–30
–25
–20
–15
–10
–5
0
5
10 100 1k
FREQUENCY OFFSET (Hz)
MAGNITUDE (dB)
JITTER TRANSFER
–3
–1
–2
1
2
0
0 5025 125 17575 100 150
FREQUENCY OFFSET (Hz)
PHASE NOISE (dBc/Hz)
09057-008
JITTER PEAKING
Figure 9. Jitter Transfer, Loop Bandwidth = 170 Hz
10
–60
–50
–40
–30
–20
–10
0
1k 10k 100k 1M
MAGNITUDE (dB)
FREQUENCY OFFSET (Hz)
09057-110
JITTER TRANSFER
Figure 10. Jitter Transfer, Loop Bandwidth = 20 kHz
–30
–25
–20
–15
–10
–5
0
5
10k 100k 1M
FREQUENCY OFFSET (Hz)
MAGNITUDE (dB)
JITTER TRANSFER
–3
–1
–2
1
0
2010 30 40 50 60 70 80
FREQUENCY OFFSET (kHz)
09057-009
PHASE NOISE (dBc/Hz)
JITTER PEAKING
Figure 11. Jitter Transfer, Loop Bandwidth = 75 kHz
35
0
5
10
15
20
25
30
0 900800700600500400300200100
SUPPLY CURRENT (mA)
FREQUENCY (MHz)
LVPECL
LVDS
09057-010
Figure 12. Supply Current vs. Output Frequency,
LVPECL and LVDS (10 pF Load)
0
5
10
15
20
25
30
0 600500400300200100
SUPPLY CURRENT (mA)
FREQUENCY (MHz)
10pF
20pF
5pF
09057-011
Figure 13. Supply Current vs. Output Frequency,
CMOS (10 pF Load)
0
0.5
1.0
1.5
2.0
2.5
4.0
3.0
3.5
0 600500400300200100
OUTPUT VOLTAGE (V p-p)
FREQUENCY (MHz)
10pF
20pF
5pF
09057-012
Figure 14. Peak-to-Peak Output Voltage vs. Frequency, CMOS
AD9550
Rev. 0 | Page 10 of 20
0
200
400
600
800
1000
1800
1600
1200
1400
OUTPUT VOLTAGE (mV p-p)
0 900800700600500400300200100
FREQUENCY (MHz)
LVPECL
LVDS
09057-013
Figure 15. Peak-to-Peak Output Voltage vs. Frequency,
LVPECL and LVDS (100 Ω Load)
42
51
50
49
48
47
46
45
44
43
0 600500400300200100
DUTY CYCLE (%)
FREQUENCY (MHz)
10pF
20pF
5pF
09057-014
Figure 16. Duty Cycle vs. Output Frequency, CMOS
50
51
52
53
54
55
56
57
58
59
60
0 900800700600500400300200100
DUTY CYCLE (%)
FREQUENCY (MHz)
LVPECL
LVDS
09057-015
Figure 17. Duty Cycle vs. Output Frequency,
LVPECL and LVDS (100 Ω Load)
2
200mV/DIV 500ps/DIV
09057-016
Figure 18. Typical Output Waveform, LVPECL (800 MHz)
2
125mV/DIV 500ps/DIV
09057-017
Figure 19. Typical Output Waveform, LVDS
(800 MHz, 3.5 mA Drive Current)
2
500mV/DIV 1.25ns/DIV
09057-018
Figure 20. Typical Output Waveform, CMOS
(250 MHz, 10 pF Load)
AD9550
Rev. 0 | Page 11 of 20
INPUT/OUTPUT TERMINATION RECOMMENDATIONS
AD9550
100
HIGH
IMPEDANCE
INPUT
DOWNSTREAM
DEVICE
0.1µF
0.1µF
3.3V DIFFERENTIAL
OUTPUT
(LVDS OR
LVPECL MODE)
09057-024
Figure 21. AC-Coupled LVDS or LVPECL Output Driver
AD9550
100
DOWNSTREAM
DEVICE
3.3V DIFFERENTIAL
OUTPUT
(LVDS OR
LVPECL MODE)
09057-025
Figure 22. DC-Coupled LVDS or LVPECL Output Driver

AD9550BCPZ

Mfr. #:
Manufacturer:
Analog Devices Inc.
Description:
Clock Generators & Support Products Integer-N Clock Translator
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet