MC100EP05DTG

© Semiconductor Components Industries, LLC, 2016
July, 2016 Rev. 10
1 Publication Order Number:
MC10EP05/D
MC10EP05, MC100EP05
3.3V / 5V ECL 2‐Input
Differential AND/NAND
Description
The MC10/100EP05 is a 2-input differential AND/NAND gate. The
device is functionally equivalent to the EL05 and LVEL05 devices.
With AC performance much faster than the LVEL05 device, the EP05
is ideal for applications requiring the fastest AC performance
available.
The 100 Series contains temperature compensation.
Features
220 ps Typical Propagation Delay
Maximum Frequency > 3 GHz Typical
PECL Mode Operating Range:
V
CC
= 3.0 V to 5.5 V with V
EE
= 0 V
NECL Mode Operating Range:
V
CC
= 0 V with V
EE
= 3.0 V to 5.5 V
Open Input Default State
Safety Clamp on Inputs
Q Output Will Default LOW with Inputs Open or at V
EE
These Devices are Pb-Free, Halogen Free and are RoHS Compliant
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
G = Pb-Free Package
H = MC10
K = MC100
5I = MC10
2X = MC100
D = Date Code
MARKING DIAGRAMS*
ALYWG
G
HP05
ALYWG
G
KP05
1
8
1
8
www.onsemi.com
HEP05
ALYWG
G
1
8
KEP05
ALYWG
G
1
8
5I DG
G
14
2X DG
G
14
(Note: Microdot may be in either location)
*For additional marking information, refer to
Application Note AND8002/D
.
See detailed ordering and shipping information on page 8 of
this data sheet.
ORDERING INFORMATION
SOIC8NB
D SUFFIX
CASE
75107
TSSOP8
DT SUFFIX
CASE
948R02
1
8
1
8
DFN8
MN SUFFIX
CASE 506AA
MC10EP05, MC100EP05
www.onsemi.com
2
Figure 1. 8-Lead Pinout (Top View) and Logic
Diagram
1
2
3
45
6
7
8
Q
V
EE
V
CC
D
0
QD
1
D
1
D
0
Table 1. PIN DESCRIPTION
Pin Function
D0*, D1*, D0**, D1** ECL Data Inputs
Q, Q ECL Data Outputs
V
CC
Positive Supply
V
EE
Negative Supply
EP (DFN8 only) Thermal exposed pad
must be connected to a sufficient
thermal conduit. Electrically connect
to the most negative supply (GND) or
leave unconnected, floating open.
* Pins will default LOW when left open.
** Pins will default to V
CC
/2when left open.
Table 2. TRUTH TABLE
D0 D1 D0 D1 Q Q
L
L
H
H
L
H
L
H
H
H
L
L
H
L
H
L
L
L
L
H
H
H
H
L
Table 3. ATTRIBUTES
Characteristics Value
Internal Input Pulldown Resistor
75 kW
Internal Input Pullup Resistor
37.5 kW
ESD Protection
Human Body Model
Machine Model
Charged Device Model
> 4 kV
> 200 V
> 2 kV
Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1) Pb-Free Pkg
SOIC8NB
TSSOP8
DFN8
Level 1
Level 3
Level 1
Flammability Rating
Oxygen Index: 28 to 34
UL 94 V0 @ 0.125 in
Transistor Count 137 Devices
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
1. For additional information, see Application Note AND8003/D.
MC10EP05, MC100EP05
www.onsemi.com
3
Table 4. MAXIMUM RATINGS
Symbol Parameter Condition 1 Condition 2 Rating Unit
V
CC
PECL Mode Power Supply V
EE
= 0 V 6 V
V
EE
NECL Mode Power Supply V
CC
= 0 V 6 V
V
I
PECL Mode Input Voltage
NECL Mode Input Voltage
V
EE
= 0 V
V
CC
= 0 V
V
I
v V
CC
V
I
w V
EE
6
6
V
I
out
Output Current Continuous
Surge
50
100
mA
T
A
Operating Temperature Range 40 to +85 °C
T
stg
Storage Temperature Range 65 to +150 °C
q
JA
Thermal Resistance (Junction-to-Ambient) 0 lfpm
500 lfpm
SOIC8NB 190
130
°C/W
q
JC
Thermal Resistance (Junction-to-Case) Standard Board SOIC8NB 41 to 44 °C/W
q
JA
Thermal Resistance (Junction-to-Ambient) 0 lfpm
500 lfpm
TSSOP8 185
140
°C/W
q
JC
Thermal Resistance (Junction-to-Case) Standard Board TSSOP8 41 to 44 °C/W
q
JA
Thermal Resistance (Junction-to-Ambient) 0 lfpm
500 lfpm
DFN8 129
84
°C/W
T
sol
Wave Solder (Pb-Free) <2 to 3 sec @ 260°C 265 °C
q
JC
Thermal Resistance (Junction-to-Case) (Note 1) DFN8 35 to 40 °C/W
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality
should not be assumed, damage may occur and reliability may be affected.
1. JEDEC standard multilayer board 2S2P (2 signal, 2 power)
Table 5. 10EP DC CHARACTERISTICS, PECL (V
CC
= 3.3 V, V
EE
= 0 V (Note 1))
40°C 25°C 85°C
Symbol Characteristic Min Typ Max Min Typ Max Min Typ Max Unit
I
EE
Power Supply Current 20 24 29 20 24 29 20 24 29 mA
V
OH
Output HIGH Voltage (Note 2) 2165 2290 2415 2230 2355 2480 2290 2415 2540 mV
V
OL
Output LOW Voltage (Note 2) 1365 1490 1615 1430 1555 1680 1490 1615 1740 mV
V
IH
Input HIGH Voltage (Single-Ended) 2090 2415 2155 2480 2215 2540 mV
V
IL
Input LOW Voltage (Single-Ended) 1365 1690 1460 1755 1490 1815 mV
V
IHCMR
Input HIGH Voltage Common Mode
Range (Differential Configuration)
(Note 3)
2.0 3.3 2.0 3.3 2.0 3.3 V
I
IH
Input HIGH Current 150 150 150
mA
I
IL
Input LOW Current
D
D
0.5
150
0.5
150
0.5
150
mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
1. Input and output parameters vary 1:1 with V
CC
. V
EE
can vary +0.3 V to 2.2 V.
2. All loading with 50 W to V
CC
2.0 V.
3. V
IHCMR
min varies 1:1 with V
EE
, V
IHCMR
max varies 1:1 with V
CC
. The V
IHCMR
range is referenced to the most positive side of the differential
input signal.

MC100EP05DTG

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
Logic Gates 3.3V/5V ECL 2-Input Diff AND/NAND
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union