LTC3300-2
4
33002f
For more information www.linear.com/LTC3300-2
ELECTRICAL CHARACTERISTICS
The l denotes the specifications which apply over the specified operating
junction temperature range, otherwise specifications are at T
A
= 25°C. (Note 2) BOOST
+
= 25.2V, C6 = 21.6V, C5 = 18V, C4 = 14.4V,
C3 = 10.8V, C2 = 7.2V, C1 = 3.6V, V
= 0V, unless otherwise noted.
SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
I
REG_SC
Regulator Pin Short Circuit Current
Limit
V
REG
= 0V 55 mA
V
RTONP
RTONP Servo Voltage R
RTONP
= 20kΩ
l
1.158 1.2 1.242 V
V
RTONS
RTONS Servo Voltage R
RTONS
= 15kΩ
l
1.158 1.2 1.242 V
I
WDT_RISING
WDT Pin Current, Balancing R
TONS
= 15kΩ, WDT = 0.5V
l
72 80 88 µA
I
WDT_FALLING
WDT Pin Current as a Percentage
of I
WDT_RISING
, Secondary OV
R
TONS
= 15kΩ, WDT = 2V
l
85 87.5 90 %
V
PEAK_P
Primary Winding Peak Current
Sense Voltage
I1P
InP to Cn – 1, n = 2 to 6
l
l
45
45
50
50
55
55
mV
mV
V
PEAK_P
Matching (All 6) ±[(Max – Min)/(Max + Min)] • 100%
l
±1.7 ±5 %
V
PEAK_S
Secondary Winding Peak Current
Sense Voltage
I1S
InS to Cn – 1, n = 2 to 6, CTRL = 0 Only
l
l
45
45
50
50
55
55
mV
mV
V
PEAK_S
Matching (All 6) ±[(Max – Min)/(Max + Min)] • 100%
l
±0.5 ±3 %
V
ZERO_P
Primary Winding Zero Current
Sense Voltage (Note 5)
I1P
InP to Cn – 1, n = 2 to 6
l
l
–7
–7
–2
–2
3
3
mV
mV
V
ZERO_P
Matching (All 6)
Normalized to Mid-Range V
PEAK_P
±{[(Max – Min)/2]/(V
PEAK_P|MIDRANGE
)} • 100%
(Note 6)
l
±1.7 ±5 %
V
ZERO_S
Secondary Winding Zero Current
Sense Voltage (Note 5)
I1S
InS to Cn – 1, n = 2 to 6, CTRL = 0 Only
l
l
–12
–12
–7
–7
–2
–2
mV
mV
V
ZERO_S
Matching (All 6)
Normalized to Mid-Range V
PEAK_S
±{[(Max – Min)/2]/(V
PEAK_S|MIDRANGE
)} • 100%
(Note 6)
l
±0.5 ±3 %
R
BOOST_L
BOOST
Pin Pull-Down R
ON
Measured at 100mA Into Pin, BOOST = V
REG
2.5 Ω
R
BOOST_H
BOOST
Pin Pull-Up R
ON
Measured at 100mA Out of Pin, BOOST = V
REG
4 Ω
T
SD
Thermal Shutdown Threshold
(Note 7)
Rising Temperature 155 °C
T
HYS
Thermal Shutdown Hysteresis 10 °C
Timing Specifications
t
r_P
Primary Winding Gate Drive Rise
Time (10% to 90%)
G1P Through G6P, C
GATE
= 2500pF 35 70 ns
t
f_P
Primary Winding Gate Drive Fall
Time (90% to 10%)
G1P Through G6P, C
GATE
= 2500pF 20 40 ns
t
r_S
Secondary Winding Gate Drive
Rise Time (10% to 90%)
G1S, C
GATE
= 2500pF
G2S Through G6S, CTRL = 0 Only, C
GATE
= 2500pF
30
30
60
60
ns
ns
t
f_S
Secondary Winding Gate Drive Fall
Time (90% to 10%)
G1S, C
GATE
= 2500pF
G2S Through G6S, CTRL = 0 Only, C
GATE
= 2500pF
20
20
40
40
ns
ns
t
ONP|MAX
Primary Winding Switch Maximum
On-Time
R
RTONP
= 20kΩ (Measured at G1P-G6P)
l
6 7.2 8.4 µs
t
ONP|MAX
Matching (All 6) ±[(Max – Min)/(Max + Min)] • 100%
l
±1 ±4 %
t
ONS|MAX
Secondary Winding Switch
Maximum On-Time
R
RTONS
= 15kΩ (Measured at G1S-G6S)
l
1 1.2 1.4 µs
t
ONS|MAX
Matching (All 6) ±[(Max – Min)/(Max + Min)] • 100%
l
±1 ±4 %
t
D LY _START
Delayed Start Time After New/
Different Balance Command or
Recovery from Voltage/Temp Fault
2 ms
SPI Port Timing Specifications
t
1
SDI Valid to SCKI Rising Setup Write Operation
l
10 ns
t
2
SDI Valid from SCKI Rising Hold Write Operation
l
250 ns
t
3
SCKI Low
l
400 ns
t
4
SCKI High
l
400 ns
LTC3300-2
5
33002f
For more information www.linear.com/LTC3300-2
ELECTRICAL CHARACTERISTICS
The l denotes the specifications which apply over the specified operating
junction temperature range, otherwise specifications are at T
A
= 25°C. (Note 2) BOOST
+
= 25.2V, C6 = 21.6V, C5 = 18V, C4 = 14.4V,
C3 = 10.8V, C2 = 7.2V, C1 = 3.6V, V
= 0V, unless otherwise noted.
SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
t
5
CSBI Pulse Width
l
400 ns
t
6
SCKI Rising to CSBI Rising
l
100 ns
t
7
CSBI Falling to SCKI Rising
l
100 ns
t
8
SCKI Falling to SDO Valid Read Operation
l
250 ns
f
CLK
Clock Frequency
l
1 MHz
t
WD1
Watchdog Timer Timeout Period WDT Assertion Measured from Last Valid
Command Byte
l
0.75 1.5 2.25 second
t
WD2
Watchdog Timer Reset Time WDT Negation Measured from Last Valid
Command Byte
l
1.5 5 µs
Digital I/O Specifications
V
IH
Digital Input Voltage High Pins CSBI, SCKI, SDI
Pins CTRL, BOOST
Pins A4, A3, A2, A1, A0
Pin WDT
l
l
l
l
V
REG
– 0.5
V
REG
– 0.5
V
REG
– 0.5
2
V
V
V
V
V
IL
Digital Input Voltage Low Pins CSBI, SCKI, SDI
Pins CTRL, BOOST
Pins A4, A3, A2, A1, A0
Pin WDT
l
l
l
l
0.5
0.5
0.5
0.8
V
V
V
V
I
IH
Digital Input Current High Pins CSBI, SCKI, SDI
Pins CTRL, BOOST
Pins A4, A3, A2, A1, A0
Pin WDT, Timed Out
–1
–1
–1
–1
0
0
0
0
1
1
1
1
µA
µA
µA
µA
I
IL
Digital Input Current Low Pins CSBI, SCKI, SDI
Pins CTRL, BOOST
Pins A4, A3, A2, A1, A0
Pin WDT, Not Balancing
–1
–1
–1
–1
0
0
0
0
1
1
1
1
µA
µA
µA
µA
V
OL
Digital Output Voltage Low Pin SDO, Sinking 500µA; Read
l
0.3 V
I
OH
Digital Output Current High Pin SDO at 6V
l
100 nA
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: The LTC3300-2 is tested under pulsed load conditions such
that T
J
≈ T
A
. The LTC3300I-2 is guaranteed over the –40°C to 125°C
operating junction temperature range and the LTC3300H-2 is guaranteed
over the –40°C to 150°C operating junction temperature. High junction
temperatures degrade operating lifetimes; operating lifetime is derated
for junction temperatures greater than 125°C. Note that the maximum
ambient temperature consistent with these specifications is determined by
specific operating conditions in conjunction with board layout, the rated
package thermal impedance and other environmental factors. The junction
temperature (T
J
, in °C) is calculated from the ambient temperature
(T
A
, in °C) and power dissipation (P
D
, in Watts) according to the formula:
T
J
= T
A
+ (P
D
θ
JA
)
where θ
JA
(in °C/W) is the package thermal impedance.
Note 3: When balancing more than one cell at a time, the individual cell
supply currents can be calculated from the values given in the table as
follows: First add the appropriate table entries cell by cell for the balancers
that are on. Second,
for each additional balancer that is on, subtract 70µA
from the resultant sums for C1, C2, C3, C4, and C5, and 450µA from the
resultant sum for C6. For example, if all six balancers are on, the resultant
current for C1 is [250 – 70 + 70 + 70 + 70 + 70 – 5(70)]µA = 110µA and
for C6 is [560 + 560 + 560 + 560 + 560 + 740 – 5(450)]µA = 1290µA.
Note 4: Dynamic supply current is higher due to gate charge being
delivered at the switching frequency during active balancing. See Gate
Drivers/Gate Drive Comparators and Voltage Regulator in the Operation
section for more information on estimating these currents.
Note 5: The zero current sense voltages given in the table are DC
thresholds. The actual zero current sense voltage seen in application will
be closer to zero due to the slew rate of the winding current and the finite
delay of the current sense comparator.
Note 6: The mid-range value is the average of the minimum and maximum
readings within the group of six.
Note 7: This IC includes overtemperature protection intended to protect
the device during momentary overload conditions. The maximum junction
temperature may be exceeded when overtemperature protection is active.
Continuous operation above the specified maximum operating junction
temperature may result in device degradation or failure.
LTC3300-2
6
33002f
For more information www.linear.com/LTC3300-2
TYPICAL PERFORMANCE CHARACTERISTICS
Maximum Cell Voltage to Allow
Balancing vs Temperature V
REG
Load Regulation V
REG
Voltage vs Temperature
C6 Supply Current When Not
Balancing vs Temperature
T
A
= 25°C unless otherwise specified.
Supply Current When Balancing
vs Temperature Normalized to 25°C
Minimum Cell Voltage Required
for Primary Gate Drive vs
Temperature
V
REG
POR Voltage and Minimum
Secondary Gate Drive vs
Temperature
V
REG
Short-Circuit Current Limit
vs Temperature V
RTONP
, V
RTONS
vs Temperature
TEMPERATURE (°C)
–50
I
Q(SD)
(µA)
16
18
20
25 75 150
33002 G01
14
12
10
–25 0
50
100 125
C6 = 21.6V
TEMPERATURE (°C)
50
0.94
I
Q(ACTIVE)
/I
Q(ACTIVE AT 25°C)
0.96
0.98
1.00
1.02
0 50
100
150
33002 G02
1.04
1.06
25 25
75
125
TYP = 740µA
TYP = 560µA
TYP = 250µA
TYP = 70µA
TYP = 60µA
TYP = –70µA
3.6V PER CELL
MATCH CURVE WITH TABLE ENTRY
TEMPERATURE (°C)
50
1.80
V
CELL(MIN)
(V)
1.85
1.90
1.95
2.00
0 50
100
150
33002 G03
2.05
2.10
25 25
75
125
CELL VOLTAGE RISING
CELL VOLTAGE FALLING
TEMPERATURE (°C)
50
4.2
V
CELL(MAX)
(V)
4.3
4.5
4.6
4.7
5.2
4.9
0
50
75
LT33002 G04
4.4
5.0
5.1
4.8
25 25
100
125
150
CELL VOLTAGE RISING
CELL VOLTAGE FALLING
I
VREG
(mA)
0
V
REG
(V)
4.8
4.9
5.0
40
33002 G05
4.7
4.6
4.5
5 10 15
20 25
30 35 45
50
T
A
= 25°C
C6 = 36V
C6 = 9V
TEMPERATURE (°C)
50
4.60
V
REG
(V)
4.61
4.63
4.64
4.65
4.70
4.67
0
50
75
33002 G06
4.62
4.68
4.69
4.66
25 25
100
125
150
I
VREG
= 10mA
C6 = 36V
C6 = 9V
TEMPERATURE (°C)
–50
V
REG
(V)
4.000
4.050
150
33002 G07
3.950
3.900
0
50
100
–25
25
75
125
4.100
3.975
4.025
3.925
4.075
C6 = 21.6V
V
REG
RISING (POR)
V
REG
FALLING
(MIN SEC. GATE DRIVE)
TEMPERATURE (°C)
50
50
I
VREG
(mA)
51
53
54
55
60
57
0
50
75
33002 G08
52
58
59
56
25 25
100
125
150
C6 = 21.6V
TEMPERATURE (°C)
50
1.164
V
RTONP
, V
RTONS
(V)
1.176
1.188
1.200
1.212
0 50
100
150
33002 G09
1.224
1.236
25 25
75
125
V
RTONP
V
RTONS

LTC3300ILXE-2#PBF

Mfr. #:
Manufacturer:
Analog Devices / Linear Technology
Description:
Battery Management Addressable Hi Eff Bi-dir Multicell Bat
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union