74ACTQ74SJ

www.fairchildsemi.com 4
74ACTQ74
AC Electrical Characteristics
Note 7: Voltage Range 5.0 is 5.0V ± 0.5V.
Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The
specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t
OSHL
) or LOW-to-HIGH (t
OSLH
). Parameter guaranteed by design.
AC Operating Requirements
Note 9: Voltage Range 5.0 is 5.0V ± 0.5V
Capacitance
Symbol Parameter
V
CC
T
A
= +25°C T
A
= 40°C to +85°C
Units
(V)
C
L
= 50 pF C
L
= 50 pF
(Note 7) Min Typ Max Min Max
f
MAX
Maximum Clock Frequency 5.0 145 200 125 MHz
t
PLH
Propagation Delay
5.0 3.0 7.0 8.5 3.0 9.0 ns
t
PHL
C
Dn
or S
Dn
to Q
n
or Q
n
t
PLH
Propagation Delay
5.0 3.0 6.5 8.0 3.0 8.6 ns
t
PHL
CP
n
to Q
n
or Q
n
t
OSLH
Output to Output
5.0 0.5 1.0 1.0 ns
t
OSHL
Skew (Note 8)
Symbol Parameter
V
CC
T
A
= +25°CT
A
= 40°C to +85°C
Units
(V)
C
L
= 50 pF C
L
= 50 pF
(Note 9) Typ Guaranteed Minimum
t
S
Setup Time, HIGH or LOW
5.0 1.0 3.0 3.0 ns
D
n
to CP
n
t
H
Hold Time, HIGH or LOW
5.0 0.5 1.5 1.5 ns
D
n
to CP
n
t
W CP
n
or C
Dn
or S
Dn
5.0 3.0 4.0 4.0 ns
Pulse Width
t
REC
Recovery Time
5.0 2.5 1.5 1.5 ns
C
Dn
or S
Dn
to CP
Symbol Parameter Typ Units Conditions
C
IN
Input Capacitance 4.5 pF V
CC
= OPEN
C
PD
Power Dissipation Capacitance 60.0 pF V
CC
= 5.0V
5 www.fairchildsemi.com
74ACTQ74
FACT Noise Characteristics
The setup of a noise characteristics measurement is critical
to the accuracy and repeatability of the tests. The following
is a brief description of the setup used to measure the
noise characteristics of FACT.
Equipment:
Hewlett Packard Model 8180A Word Generator
PC-163A Test Fixture
Tektronics Model 7854 Oscilloscope
Procedure:
1. Verify Test Fixture Loading: Standard Load 50 pF,
500.
2. Deskew the HFS generator so that no two channels
have greater than 150 ps skew between them. This
requires that the oscilloscope be deskewed first. It is
important to deskew the HFS generator channels
before testing. This will ensure that the outputs switch
simultaneously.
3. Terminate all inputs and outputs to ensure proper load-
ing of the outputs and that the input levels are at the
correct voltage.
4. Set the HFS generator to toggle all but one output at a
frequency of 1 MHz. Greater frequencies will increase
DUT heating and effect the results of the measure-
ment.
V
OHV
and V
OLP
are measured with respect to ground reference.
Input pulses have the following characteristics: f = 1MHz, t
r
= 3ns,
t
f
= 3 ns, skew < 150 ps.
FIGURE 1. Quiet Output Noise Voltage Waveforms
5. Set the HFS generator input levels at 0V LOW and 3V
HIGH for ACT devices and 0V LOW and 5V HIGH for
AC devices. Verify levels with an oscilloscope.
V
OLP
/V
OLV
and V
OHP
/V
OHV
:
Determine the quiet output pin that demonstrates the
greatest noise levels. The worst case pin will usually be
the furthest from the ground pin. Monitor the output volt-
ages using a 50 coaxial cable plugged into a standard
SMB type connector on the test fixture. Do not use an
active FET probe.
Measure V
OLP
and V
OLV
on the quiet output during the
worst case transition for active and enable. Measure
V
OHP
and V
OHV
on the quiet output during the worst
case transition for active and enable.
Verify that the GND reference recorded on the oscillo-
scope has not drifted to ensure the accuracy and repeat-
ability of the measurements.
V
ILD
and V
IHD
:
Monitor one of the switching outputs using a 50 coaxial
cable plugged into a standard SMB type connector on
the test fixture. Do not use an active FET probe.
First increase the input LOW voltage level, V
IL
, until the
output begins to oscillate or steps out a min of 2 ns.
Oscillation is defined as noise on the output LOW level
that exceeds V
IL
limits, or on output HIGH levels that
exceed V
IH
limits. The input LOW voltage level at which
oscillation occurs is defined as V
ILD
.
Next decrease the input HIGH voltage level, V
IH
, until
the output begins to oscillate or steps out a min of 2 ns.
Oscillation is defined as noise on the output LOW level
that exceeds V
IL
limits, or on output HIGH levels that
exceed V
IH
limits. The input HIGH voltage level at which
oscillation occurs is defined as V
IHD
.
Verify that the GND reference recorded on the oscillo-
scope has not drifted to ensure the accuracy and repeat-
ability of the measurements.
FIGURE 2. Simultaneous Switching Test Circuit
www.fairchildsemi.com 6
74ACTQ74
Physical Dimensions inches (millimeters) unless otherwise noted
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
Package Number M14A

74ACTQ74SJ

Mfr. #:
Manufacturer:
ON Semiconductor / Fairchild
Description:
Flip Flops Dl D-Type Flip-Flop DL D W/ PRESET/CLEAR
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet