MAXQ7670
Microcontroller with 10-Bit ADC,
PGA, 64KB Flash, and CAN Interface
22 ______________________________________________________________________________________
System Clock Generator
The MAXQ7670 oscillator module provides the master
clock generator that supplies the system clock for the
µC core and all of the peripheral modules. The high-fre-
quency oscillator operates with an 8MHz or 16MHz
crystal. Alternatively, use the integrated RC oscillator in
applications that do not require precise timing. The
MAXQ7670 executes most instructions in a single
SYSCLK period. The oscillator module contains all of
the primary clock generation circuitry. Figure 7 shows a
block diagram of the system clock module.
The MAXQ7670 contains the following features for gen-
erating its master clock signal timing source:
Internal, fast-starting, 15MHz RC oscillator eliminates
external crystal
Internal high-frequency oscillator that can drive an
external 8MHz or 16MHz crystal
External high-frequency 0.166MHz to 16MHz clock input
Power-up timer
Power-saving management modes
Fail-safe modes
Watchdog Timer
The primary function of the watchdog timer is to super-
vise software execution, watching for stalled or stuck
software. The watchdog timer performs a controlled
system restart when the µC fails to write to the watch-
dog timer register before a selectable timeout interval
expires. A watchdog timer typically has four objectives:
1) To detect if a system is operating normally
2) To detect an infinite loop in any of the tasks
3) To detect an arbitration deadlock involving two or
more tasks
4) To detect if some lower priority tasks are not getting
to run because of higher priority tasks
As illustrated in Figure 8, the internal RC oscillator
(CLK_RC) drives the watchdog timer through a series
of dividers. The programmable divider output deter-
mines the timeout interval. When enabled, the interrupt
flag WDIF sets. A system reset occurs after a time
delay (based on the divider ratio) unless an interrupt
service routine clears the watchdog interrupt.
The watchdog timer functions as the source of both the
watchdog interrupt and the watchdog reset. The inter-
rupt timeout has a default divide ratio of 2
12
of the
CLK_RC, with the watchdog reset set to timeout 2
9
clock cycles later. With the nominal RC oscillator value
of 15MHz, an interrupt timeout occurs every 0.273ms,
followed by a watchdog reset 34µs later. The watchdog
timer resets to the default divide ratio following any
reset event. Use the WD0 and WD1 bits in the WDCN
register to increase the watchdog interrupt period.
Changing the WD[1:0] bits before a watchdog interrupt
timeout occurs (i.e. before the watchdog reset counter
begins) resets the watchdog timer count. The watch-
dog reset timeout occurs 512 RC oscillator cycles after
the watchdog interrupt timeout. For more information on
the MAXQ7670 watchdog timer, refer to the
MAXQ7670
User’s Guide.
CD1
CD0 PMME
SYSCLK
MUX
CLK_RC
CLOCK
DIVIDE
HF
XTAL
OSC
RC
OSC
XIN
XOUT
XT
EXTHF
RCE
HFE
Figure 7. High-Frequency and RC Oscillator Functional
Diagram
EWDI
WD0
RWT
WD1
CLK_RC
(15MHz)
INTERRUPT
WTRF
RESET
WDIF
TIMEOUT
TIME
2
12
DIV 2
12
DIV 2
3
DIV 2
3
DIV 2
3
2
15
2
18
2
21
EWT
RESET
Figure 8. Watchdog Functional Diagram
MAXQ7670
Microcontroller with 10-Bit ADC,
PGA, 64KB Flash, and CAN Interface
______________________________________________________________________________________ 23
Timer and PWM
The MAXQ7670 includes a 16-bit timer channel. The
timer offers two ports, T0 and T0B, to facilitate PWM
outputs, and capture timing events. The autoreload 16-
bit timer/counter offers the following functions:
8-/16-bit timer/counter
Up/down autoreload
Counter function of external pulse
Capture
Compare
PWM output
Event timer
System supervisor
Refer to the
MAXQ7670 User’s Guide
and Application
Note 3205:
Using Timers in the MAXQ Family of
Microcontrollers
for more information about the timer
module.
CAN Interface Bus
The MAXQ7670 incorporates a fully compliant CAN
2.0B controller.
Two groups of registers provide the µC interface to the
CAN controller. To simplify the software associated with
the operation of the CAN controllers, most of the global
CAN status and controls as well as the individual mes-
sage center control/status registers are located in the
peripheral register map. The remaining registers asso-
ciated with the data identification, identification masks,
format, and data are located in a dual port memory to
allow the CAN controller and the processor access to
the required functions. The CAN controller can directly
access the dual port memory. The processor accesses
the dual port memory through a dedicated interface
that consists of the CAN 0 data pointer (C0DP) and the
CAN 0 data buffer (C0DB) special function registers.
See Figure 9 for CAN controller details.
CAN Functional Description
The CAN module stores up to 15 messages. Each mes-
sage consists of an acceptance identifier and 8 bytes
of data. The MAXQ7670 supports both the standard 11-
bit and extended 29-bit identification modes.
Configure each of the first 14 message centers either to
transmit or receive. Message center 15 is a receive-
only center, storing any message that centers 1–14 do
not accept.
A message center only accepts an incoming message
if the following conditions are satisfied:
The incoming message’s arbitration value matches
the message center’s acceptance identifier
The first 2 data bytes of the incoming message match
the bytes in the media arbitration registers (C0MA0
and C0MA1)
Use the global mask registers to mask out bits in the
incoming message that do not require a comparison.
A message center, configured to transmit, meets these
conditions: T/R = 1, TIH = 0, DTUP = 1, MSRDY = 1,
and MTRQ = 1. The message center transmits its con-
tents when it receives an incoming request message
containing the same identifier (i.e., a remote frame).
Global control and status registers in the CAN unit
enable the µC to evaluate error messages, validate and
locate new data, establish the bus timing for the CAN
bus, establish the identification mask bits, and verify the
source of individual messages. In addition, each mes-
sage center is individually equipped with the necessary
status and controls to establish directions, interrupt gen-
eration, identification mode (standard or extended), data
field size, data status, automatic remote frame request
and acknowledgment, and masked or nonmasked identi-
fication acceptance testing.
JTAG Interface Bus
The joint test action group (JTAG) IEEE
®
1149.1 stan-
dard defines a unique method for in-circuit testing and
programming. The MAXQ7670 conforms to this stan-
dard, implementing an external test access port (TAP)
and internal TAP controller for communication with a
JTAG bus master, such as an automatic test equipment
(ATE). For detailed information on the TAP and TAP con-
troller, refer to IEEE Standard 1149.1 on the IEEE website
at www.standards.ieee.org. The JTAG on the MAXQ7670
does not support boundary scan test capability.
IEEE is a registered service mark of the Institute of Electrical and Electronics Engineers.
MAXQ7670
Microcontroller with 10-Bit ADC,
PGA, 64KB Flash, and CAN Interface
24 ______________________________________________________________________________________
The TAP controller communicates synchronously with
the host system (bus master) through four digital I/Os:
test mode select (TMS), test clock (TCK), test data
input (TDI), and test data output (TDO). The internal
TAP module consists of several shift registers and a
TAP controller (see Figure 11). The shift registers serve
as transmit-and-receive data buffers for a debugger.
4-Wire SPI Bus
The MAXQ7670 includes a powerful hardware SPI mod-
ule, providing serial communication with a wide variety
of external devices. The SPI port on the MAXQ7670 is a
fully independent module that is accessed through soft-
ware. This full 4-wire, full-duplex serial bus module sup-
ports master and slave modes. The SPI clock
CAN 0 CONTROLLER BLOCK DIAGRAM
DUAL PORT MEMORY CAN PROCESSOR
CAN 0 PERIPHERAL REGISTERS
MESSAGE CENTERS 1–15
BUS ACTIVITY WAKE-UP
8-BIT
Rx
CRC
CHECK
BIT
DESTUFF
Rx
SHIFT
BIT
TIMING
CANRXD
CANTXD
MESSAGE CENTER 2
ARBITRATION 0–3
FORMAT
DATA 0–7
MESSAGE CENTER 1
ARBITRATION 0–3
FORMAT
DATA 0–7
MESSAGE CENTER 15
CONTROL/STATUS/MASK REGISTERS
ARBITRATION 0–3
MEDIA ARBITRATION 0–1 EXT GLOBAL MASK 0–3
MEDIA ID MASK 0–1 STD GLOBAL MASK 0–1
BUS TIMING 0–1 MSG15 MASK 0–3
FORMAT
DATA 0–7
MESSAGE CENTER 14
ARBITRATION 0–3
FORMAT
DATA 0–7
CAN 0 TRANSMIT MSG ACK
CAN 0 INTERRUPT REGISTER
CAN 0 STATUS REGISTER
CAN 0 RECEIVE MSG ACK
CAN 0 OPERATION CONTROL
CAN 0 CONTROL REGISTER
CAN 0 DATA POINTER
CAN 0 MESSAGE 1–15
CONTROL REGISTERS
CAN 0 DATA BUFFER
CAN 0 TRANSMIT ERROR
COUNTER
CAN 0 RECEIVE ERROR
COUNTER
CAN INTERRUPT
SOURCES
8-BIT
Tx
CRC
GENERATE
CAN
PROTOCOL
FSM
BIT
STUFF
Tx
SHIFT
MAXQ7670
Figure 9. CAN 0 Controller Block Diagram

MAXQ7670EVKIT+

Mfr. #:
Manufacturer:
Maxim Integrated
Description:
Development Boards & Kits - Other Processors MAXQ7670 Eval Kit
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union