Evaluation Board for 32-Channel, 14-Bit,
Serial Input, High Voltage Output DACs
EVAL-AD5535EB
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113 © 2005 Analog Devices, Inc. All rights reserved.
FEATURES
Full-featured evaluation board
On-board reference
Link options
Direct hook-up to printer port of PC
PC software for control of DACs
INTRODUCTION
This evaluation board is for the AD5535, 32-channel, 14-bit
high voltage output DAC. The AD5535 contains 32 14-bit
DACs in one package. They have a maximum output voltage
span of 200 V derived from a reference voltage of 4.096 V.
The AD5535 has a serial SPI interface that is compatible with
SPI®, QSPI™, MICROWIRE™, and DSP interface standards.
The DAC outputs are updated on reception of new data into the
DAC registers.
See the
AD5535 data sheet for product details.
AD5535 EVALUATION BOARD POWER SUPPLIES
The following external supplies must be provided:
• 5 V between the DV
CC
and DGND inputs for the digital
supply of the AD5535.
• 5 V between the AV
CC
and AGND inputs for the analog
supply of the AD5535.
• −5 V between the V− and AGND inputs for the analog
supply of the AD5535.
• +5 V between the V+ and AGND inputs for the analog
supply of the AD5535.
• 210 V between the V
PP
and AGND inputs for the analog
supply of the AD5535.
Both AGND and DGND inputs are provided on the board. The
AGND and DGND planes are connected at one location close
to the AD5535. It is recommended not to connect AGND and
DGND elsewhere in the system to avoid ground loop problems.
Each supply is decoupled to the relevant ground plane with
10 μF and 0.1 μF capacitors. Each device supply pin is again
decoupled with a 10 μF and 0.1 μF capacitor pair to the relevant
ground plane.
FUNCTIONAL BLOCK DIAGRAM
POWER SUPPLY INPUTS
REFIN
V0
31
SMB CONNECTORS
EXT VREF
SERIAL INTERFACE
36-PIN CONNECTOR
4.096V
REFERENCE
V
OUT
0
V
OUT
31
AD5535
32-CHANNE L
HIGH VOLTAGE DAC
5732-001
Figure 1.