Expand menu
Hello, Sign in
My Account
0
Cart
Home
Products
Sensors
Semiconductors
Passive Components
Connectors
Power
Electromechanical
Optoelectronics
Circuit Protection
Integrated Circuits - ICs
Main Products
Manufacturers
Blog
Services
About OMO
About Us
Contact Us
Check Stock
CY7C024E-25AXI
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
P16-P18
P19-P21
P22-P24
CY7C024E
CY7C025E
CY7C0251E
Document Number: 001-62932 Rev
. *G
Page 16 of 24
Switching W
aveforms
(continued)
VA
L
I
D
t
DDD
t
WDD
MA
TCH
MA
TCH
R/W
R
DA
T
A IN
R
DA
T
A
OUTL
t
WC
ADDRESS
R
t
PWE
VA
L
I
D
t
SD
t
HD
ADDRESS
L
t
PS
t
BLA
t
BHA
t
BDD
BUSY
L
Figure 1
1. Timing
Diagram of Read with BUSY
(M/S
=HIG
H)
[48]
t
PWE
R/W
BUSY
t
WB
t
WH
Figure 12. Write Timing with Busy Input (M/S
=LOW)
Note
48.
CE
L
= CE
R
= LOW
.
CY7C024E
CY7C025E
CY7C0251E
Document Number: 001-62932 Rev
. *G
Page 17 of 24
Note
49.
If t
PS
is violated, the busy signal is asserted on one side or
the other
, but there is no guarantee
to which side B
U
SY
is asse
rted.
Switching W
aveforms
(continued)
ADDRESS MA
TCH
t
PS
t
BLC
t
BHC
ADDRESS MA
TCH
t
PS
t
BLC
t
BHC
CE
R
Va
l
i
d F
i
r
s
t
:
ADDRESS
L,R
BUSY
R
CE
L
CE
R
BUSY
L
CE
R
CE
L
ADDRESS
L,R
Figure 13. Busy T
iming Diagram No.1 (CE
Arbitration)
[49]
CE
L
V
alid First:
ADDRESS MA
TCH
t
PS
ADDRESS
L
BUSY
R
ADDRESS MISMA
TCH
t
RC
or t
WC
t
BLA
t
BHA
ADDRESS
R
ADDRESS MA
TCH
ADDRESS MISMA
TCH
t
PS
ADDRESS
L
BUSY
L
t
RC
or t
WC
t
BLA
t
BHA
ADDRESS
R
Right Address
V
a
lid First:
Figure 14. B
usy Timing Diag
ram No.2 (A
ddress Arbitration)
[49]
Left Address V
alid First:
CY7C024E
CY7C025E
CY7C0251E
Document Number: 001-62932 Rev
. *G
Page 18 of 24
Figure 15. Interrupt Timing Diagrams
Notes
50.
t
HA
depends on which enable pin (C
E
L
or R/W
L
) is deasserted f
irst.
51.
t
INS
or t
INR
depends on which enable
pin (C
E
L
or R/W
L
) is asserted last.
Switching W
aveforms
(continued)
WRITE FFF (1FFF CY7C025)
t
WC
Right Side
Clears
INT
R
:
t
HA
READ FFF
t
RC
t
INR
WRITE FFE (1FFE CY7C025)
t
WC
Right Side
Sets
INT
L
:
Left
Side
Sets
INT
R
:
Left
Side
Clears INT
L
:
READ FFE
t
INR
t
RC
ADDRESS
R
CE
L
R/W
L
INT
L
OE
L
ADDRESS
R
R/W
R
CE
R
INT
L
ADDRESS
R
CE
R
R/W
R
INT
R
OE
R
ADDRESS
L
R/W
L
CE
L
INT
R
t
INS
t
HA
t
INS
(1FFF CY7C025)
(1FFE CY7C025)
[50]
[51]
[51]
[51]
[50]
[51]
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
P16-P18
P19-P21
P22-P24
CY7C024E-25AXI
Mfr. #:
Buy CY7C024E-25AXI
Manufacturer:
Cypress Semiconductor
Description:
SRAM 64Kb 25ns 4K x 16 Dual Port SRAM
Lifecycle:
New from this manufacturer.
Delivery:
DHL
FedEx
Ups
TNT
EMS
Payment:
T/T
Paypal
Visa
MoneyGram
Western
Union
Products related to this Datasheet
CY7C024E-25AXI
CY7C025E-25AXI
CY7C024E-55AXC
CY7C024E-15AXC
CY7C025E-55AXC
CY7C025E-25AXC
CY7C024E-55AXCT
CY7C024E-15AXCT
CY7C025E-25AXCT
CY7C024E-25AXCT
CY7C024E-25AXC