1
CA3102
Dual High Frequency Differential Amplifier
For Low Power Applications Up to
500MHz
The CA3102 consists of two independent differential
amplifiers with associated constant current transistors on a
common monolithic substrate. The six transistors which
comprise the amplifiers are general purpose devices which
exhibit low 1/f noise and a value of f
T
in excess of 1GHz.
These features make the CA3102 useful from DC to
500MHz. Bias and load resistors have been omitted to
provide maximum application flexibility.
The monolithic construction of the CA3102 provides close
electrical and thermal matching of the amplifiers. This
feature makes this device particularly useful in dual channel
applications where matched performance of the two
channels is required.
The CA3102 has a separate substrate connection for greater
design flexibility.
Features
Power Gain 23dB (Typ) . . . . . . . . . . . . . . . . . . . . 200MHz
Noise Figure 4.6dB (Typ) . . . . . . . . . . . . . . . . . . . 200MHz
Two Differential Amplifiers on a Common Substrate
Independently Accessible Inputs and Outputs
Full Military Temperature Range . . . . . . . -55
o
C to 125
o
C
Pb-Free Plus Anneal Available (RoHS Compliant)
Applications
VHF Amplifiers
VHF Mixers
Multifunction Combinations - RF/Mixer/Oscillator;
Converter/IF
IF Amplifiers (Differential and/or Cascode)
Product Detectors
Doubly Balanced Modulators and Demodulators
Balanced Quadrature Detectors
Cascade Limiters
Synchronous Detectors
Balanced Mixers
Synthesizers
Balanced (Push-Pull) Cascode Amplifiers
Sense Amplifiers
Pinout
CA3102
(PDIP, SOIC)
TOP VIEW
Ordering Information
PART NUMBER
(BRAND)
TEMP.
RANGE (
o
C) PACKAGE
PKG.
DWG. #
CA3102E
(CA3102E)
-55 to 125 14 Ld PDIP E14.3
CA3102M
(3102)
-55 to 125 14 Ld SOIC M14.15
CA3102MZ
(CA3102MZ)
(Note)
-55 to 125 14 Ld SOIC
(Pb-free)
M14.15
NOTE: Intersil Pb-free plus anneal products employ special Pb-free
material sets; molding compounds/die attach materials and 100%
matte tin plate termination finish, which are RoHS compliant and
compatible with both SnPb and Pb-free soldering operations. Intersil
Pb-free products are MSL classified at Pb-free peak reflow
temperatures that meet or exceed the Pb-free requirements of
IPC/JEDEC J STD-020.
SUBSTRATE
SUBSTRATE
1
2
3
4
5
6
7
14
13
12
11
10
9
8
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Copyright Intersil Americas LLC 2002, 2005, 2013. All Rights Reserved
Intersil (and design) is a trademark owned by Intersil Corporation or one of its subsidiaries.
All other trademarks mentioned are the property of their respective owners.
611.7Data Sheet October 12, 2005
N
O
T
R
E
C
O
M
M
E
N
D
E
D
F
O
R
N
E
W
D
E
S
I
G
N
S
N
O
R
E
C
O
M
M
E
N
D
E
D
R
E
P
L
A
C
E
M
E
N
T
c
o
n
t
a
c
t
o
u
r
T
e
c
h
n
i
c
a
l
S
u
p
p
o
r
t
C
e
n
t
e
r
a
t
1
-
8
8
8
-
I
N
T
E
R
S
I
L
o
r
w
w
w
.
i
n
t
e
r
s
i
l
.
c
o
m
/
t
s
c
2
611.7
October 12, 2005
Absolute Maximum Ratings Thermal Information
Collector-to-Emitter Voltage, V
CEO
. . . . . . . . . . . . . . . . . . . . . . 15V
Collector-to-Base Voltage, V
CBO
. . . . . . . . . . . . . . . . . . . . . . . . 20V
Collector-to-Substrate Voltage, V
CIO
(Note 1). . . . . . . . . . . . . . 20V
Emitter-to-Base Voltage, V
EBO
. . . . . . . . . . . . . . . . . . . . . . . . . . 5V
Collector Current, I
C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50mA
Operating Conditions
Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . -55
o
C to 125
o
C
Thermal Resistance (Typical, Note 2)
θ
JA
(
o
C/W)
PDIP Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110
SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 205
Maximum Power Dissipation (Any One Transistor) . . . . . . . 300mW
Maximum Junction Temperature (Plastic Package) . . . . . . . 150
o
C
Maximum Storage Temperature Range. . . . . . . . . . -65
o
C to 150
o
C
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . 300
o
C
(SOIC - Lead Tips Only)
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:
1. The collector of each transistor of the CA3102 is isolated from the substrate by an integral diode. The substrate (Terminal 9) must be connected
to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.
2. θ
JA
is measured with the component mounted on an evaluation PC board in free air.
Electrical Specifications T
A
= 25
o
C
PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS
DC CHARACTERISTICS FOR EACH DIFFERENTIAL AMPLIFIER
Input Offset Voltage (Figures 1, 4) V
IO
- 0.25 5.0 mV
Input Offset Current (Figure 1) I
IO
I
3
= I
9
= 2mA - 0.3 3.0 μA
Input Bias Current (Figures 1, 5) I
B
- 13.5 33 μA
Temperature Coefficient
Magnitude of Input Offset Voltage
-1.1-μV/
o
C
DC CHARACTERISTICS FOR EACH TRANSISTOR
DC Forward Base-to-Emitter Voltage
(Figure 6)
VBE V
CE
= 6V, I
C
= 1mA 674 774 874 mV
Temperature Coefficient of
Base-to-Emitter Voltage
(Figure 6)
V
CE
= 6V, I
C
= 1mA - -0.9 - mV/
o
C
Collector Cutoff Current (Figure 7) I
CBO
V
CB
= 10V, I
E
= 0 - 0.0013 100 nA
Collector-to-Emitter Breakdown Voltage V
(BR)CEO
I
C
= 1mA, I
B
= 0 15 24 - V
Collector-to-Base Breakdown Voltage V
(BR)CBO
I
C
= 10μA, I
E
= 0 20 60 - V
Collector-to-Substrate Breakdown Voltage V
(BR)CIO
I
C
= 10μA, I
B
= I
E
= 0 20 60 - V
Emitter-to-Base Breakdown Voltage V
(BR)EBO
I
E
= 10μA, I
C
= 0 5 7 - V
DYNAMIC CHARACTERISTICS FOR EACH DIFFERENTIAL AMPLIFIER
1/f Noise Figure (For Single Transistor)
(Figure 12)
NF f = 100kHz, R
S
= 500Ω,
I
C
= 1mA
-1.5-dB
Gain Bandwidth Product (For Single
Transistor) (Figure 11)
f
T
V
CE
= 6V, I
C
= 5mA - 1.35 - GHz
Collector-Base Capacitance (Figure 8) C
CB
I
C
= 0,
V
CB
= 5V
Note 3 - 0.28 - pF
Note 4 - 0.15 - pF
Collector-Substrate
Capacitance (Figure 8)
C
CI
I
C
= 0, V
CI
= 5V - 1.65 - pF
Common Mode Rejection Ratio CMRR I
3
= I
9
= 2mA - 100 - dB
AGC Range, One Stage (Figure 2) AGC Bias Voltage = -6V - 75 - dB
Voltage Gain, Single-Ended Output
(Figures 2, 9, 10)
A Bias Voltage = -4.2V,
f = 10MHz
18 22 - dB
ΔV
IO
ΔT
----------------
ΔV
BE
ΔT
---------------
CA3102
3
611.7
October 12, 2005
Insertion Power Gain (Figure 3) G
P
V
CC
= 12V, for
Cascode
Configuration
I
3
=I
9
=2mA. For
Diff. Amp.
Configuration
I
3
=I
9
= 4mA (Each
Collector I
C
2mA)
f = 200MHz
Cascode - 23 - dB
Noise Figure (Figure 3) NF Cascode - 4.6 - dB
Input Admittance Y
11
Cascode (Figures
14, 16, 18)
- 1.5 + j2.45 - mS
Diff. Amp. (Figures
15, 17, 19)
- 0.878 + j1.3 - mS
Reverse Transfer Admittance Y
12
Cascode - 0.0 - j0.008 - mS
Diff. Amp. - 0.0 - j0.013 - mS
Forward Transfer
Admittance
Y
21
Cascode (Figures
26, 28, 30)
- 17.9 - j30.7 - mS
Diff. Amp. (Figures
27, 29, 31)
- -10.5 + j13 - mS
Output Admittance Y
22
Cascode (Figures
20, 22, 24)
- -0.503 - j15 - mS
Diff. Amp. (Figures
21, 23, 25)
- 0.071 + j0.62 - mS
NOTES:
3. Terminals 1 and 14 or 7 and 8.
4. Terminals 13 and 4 or 6 and 11.
Electrical Specifications T
A
= 25
o
C (Continued)
PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS
Schematic Diagram
CA3102E, CA3102M
11413 4
2
Q
2
Q
1
3
Q
3
8 11
Q
6
Q
5
9
Q
4
7 6
10
12
5
SUBSTRATE
CA3102

CA3102MZ

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
IC OPAMP DIFF 2 CIRCUIT 14SOIC
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet