74ACT1284MTCX

© 2000 Fairchild Semiconductor Corporation DS011683 www.fairchildsemi.com
June 1996
Revised November 2000
74ACT1284 IEEE 1284 Transceiver
74ACT1284
IEEE 1284 Transceiver
General Description
The 74ACT1284 contains four non-inverting bidirectional
buffers and three non-inverting buffers with open Drain out-
puts and high drive capability on the B Ports. It is intended
to provide a standard signaling method for a bi-direction
parallel peripheral in an Extended Capabilities Port mode
(ECP).
The HD (active HIGH) input pin enables the B Ports to
switch from open Drain to a high drive totem pole output,
capable of sourcing 14 mA on all seven buffers. The DIR
input determines the direction of data flow on the bidirec-
tional buffers. DIR (active HIGH) enables data flow from
A Ports to B Ports. DIR (active LOW) enables data flow
from B Ports to A Ports.
Features
TTL-compatible inputs
A Ports have standard 4 mA totem pole outputs
Typical input hysteresis of 0.5V
B Port high drive source/sink capability of 14 mA
Bidirectional non-inverting buffers
Supports IEEE P1284 Level 1 and Level 2 signaling
standards for bidirectional parallel communications
between personal computers and printing peripherals
B Port outputs in High Impedance mode during power
down
Guaranteed 4000V minimum ESD protection
Ordering Code:
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbol
Pin Descriptions
Connection Diagram
FACT is a trademark of Fairchild Semiconductor Corporation.
Order Number Package Number Package Description
74ACT1284SC M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74ACT1284MSA MSA20 20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74ACT1284MTC MTC20 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Pin Names Description
HD High Drive Enable input (Active HIGH)
DIR Direction Control Input
A
1
- A
4
Side A Inputs or Outputs
B
1
- B
4
Side B Inputs or Outputs
A
5
- A
7
Side A Inputs
B
5
- B
7
Side B Outputs
www.fairchildsemi.com 2
74ACT1284
Truth Table
Note 1: B
5
- B
7
Open Drain Outputs
Note 2: B
1
- B
7
Open Drain Outputs
Logic Diagram
Inputs
Outputs
DIR HD
LLB
1
- B
4
Data to A
1
- A
4
, and
A
5
- A
7
Data to B
5
- B
7
(Note 1)
LHB
1
- B
4
Data to A
1
- A
4
, and
A
5
- A
7
Data to B
5
- B
7
HLA
1
- A
7
Data to B
1
- B
7
(Note 2)
HHA
1
- A
7
Data to B
1
- B
7
3 www.fairchildsemi.com
74ACT1284
Absolute Maximum Ratings(Note 3)
(Note 4)
Recommended Operating
Conditions
Note 3: Absolute maximum ratings are those values beyond which damage
to the device may occur. The databook specifications should be met, with-
out exception, to ensure that the system design is reliable over its power
supply, temperature, and output/input loading variables. Fairchild does not
recommend operation of FACT circuits outside databook specifications.
Note 4: Either voltage limit or current limit is sufficient to protect inputs.
DC Electrical Characteristics
Note 5: All outputs loaded; thresholds on input associated with output under test.
Note 6: This parameter is guaranteed but not tested, characterized only: RD is the measure of the B-Side output impedance with the output in the HIGH
state.
Supply Voltage (V
CC
) 0.5V to +7.0V
DC Input Diode Current (I
IK
)
V
I
= 0.5V 20 mA
V
I
= V
CC
+ 0.5V +20 mA
DC Input Voltage (V
I
) A Side 0.5V to V
CC
+ 0.5V
DC Input Voltage (V
I
) B Side 2V to +7V
DC Output Diode Current (I
OK
)
V
O
= 0.5V 20 mA
V
O
= V
CC
+ 0.5V +20 mA
DC Output Voltage (V
O
) A Side 0.5V to V
CC
+ 0.5V
DC Output Voltage (V
O
) B Side 2V to +7V
DC Output Source
or Sink Current (I
O
) ± 50 mA
DC V
CC
or Ground Current
per Output Pin (I
CC
or I
GND
) ± 50 mA
Storage Temperature (T
STG
) 65°C to +150°C
Supply Voltage (V
CC
) 4.7V to 5.5V
Input Voltage (V
I
)0V to V
CC
Output Voltage (V
O
)0V to V
CC
Operating Temperature (T
A
) 40°C to +85°C
Symbol Parameter
V
CC
Guaranteed Limits
Units Conditions
(V)
T
A
= +25°CT
A
= 0°C to +70°CT
A
= 40°C to +85°C
V
IH
Minimum HIGH Level 4.7 2.0 2.0 2.0
V
Recognized
Input Voltage 5.5 2.0 2.0 2.0 High Signal
V
IL
Maximum LOW Level 4.7 0.8 0.8 0.8
V
Recognized
Input Voltage 5.5 0.8 0.8 0.8 Low Signal
V
OH
Minimum HIGH Level
4.7
4.5 4.5 4.5
V
I
OUT
= 50 µA (An)
Output Voltage V
IN
= V
IL
or V
IH
(Note 5)
3.7 3.7 3.7 I
OH
= 4 mA (A
n
)
2.4 2.4 2.4 I
OH
= 14 mA (B
n
)
V
OL
Maximum LOW Level
4.7
0.2 0.2 0.2
V
I
OUT
= 50 µA (An)
Output Voltage V
IN
= V
IL
or V
IH
(Note 5)
0.4 0.4 0.4 I
OH
= 4 mA (A
n
)
I
OH
= 14 mA (B
n
)
I
IN
Maximum Input
5.5 ±0.1 ±1.0 µA
V
I
= V
CC
, GND
Leakage Current (DIR, A5, A6, A7, HD)
I
CCT
Maximum I
CC
/Input 5.5 1.5 1.5 mA V
I
= V
CC
2.1V
I
CC
Maximum Quiescent
5.5 400 400 500 µAV
IN
= V
CC
or GND
Supply Current
I
OZ
Maximum Output
5.5 ±20 ±20 ±20 µAV
O
= V
CC
, GND
Leakage Current
I
OFF
Maximum B-Side Power Down
0.0 100 100 100 µAV
OUT
= 5.25V
Leakage Current
VT
Input Hysteresis 5.0 0.4 0.4 0.35 V V
T
+ V
T
R
D
Maximum Output Impedance 5.0 22 22 24 B
n
(Note 6)
Minimum Output Impedance 5.0 8 8 6 B
n
(Note 6)

74ACT1284MTCX

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
TXRX IEEE TTL COMPATIBLE 20TSSOP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union