LT1567
10
1567fa
APPLICATIO S I FOR ATIO
WUU
U
output from the INV block (Pin 7). These two outputs
maintain equal gain and 180º phase shift over a wide
frequency range. This feature permits choosing the signal
polarity in single ended applications, and also performs
single ended to differential conversion. The latter property
is useful as an antialiasing filter to drive standard mono-
lithic A/D converters having differential inputs, as illus-
trated on the first page of this data sheet.
Dealing with High Source Impedances
The voltage V
IN
in Figure 1, on the left side of R1, is the
signal voltage that the filter sees. If a voltage source with
significant internal impedance drives the V
IN
node in
Figure 1, then the filter input V
IN
may differ from the
source’s open-circuit output, and the difference can be
complex, because the filter presents a complex imped-
ance to V
IN
. A rule of thumb is that a source impedance is
negligibly “low” if it is much smaller than R1 at frequencies
of interest. Otherwise, the source impedance (resistive or
reactive) effectively adds to R1 and may change the signal
frequency response compared to that with a low source
impedance. If the source is resistive and predictable, then
it may be possible to design for it by reducing R1.
Unpredictable or nonresistive source impedances that are
not much less than R1 should be buffered.
Construction and Instrumentation Cautions
Electrically clean construction is important in applica-
tions seeking the full dynamic range and bandwidth of the
LT1567. Using the shortest possible wiring or printed-
circuit paths will minimize parasitic capacitance and
inductance. High quality supply bypass capacitors of
0.1µF near the chip, connected to a ground plane, provide
good decoupling from a clean, low inductance power
source. But several inches of wire (i.e., a few microhenrys
of inductance) from the power supplies, unless decoupled
by substantial capacitance (10µF) near the chip, can
cause a high Q LC resonance in the hundreds of kHz in the
chip’s supplies or ground reference. This may impair filter
performance at those frequencies. In stringent filter
applications, a compact, carefully laid out printed circuit
board with good ground plane makes a difference in both
stopband rejection and distortion. Finally, equipment to
measure filter performance can itself introduce distortion
or noise. Checking for these limits with a wire in place of
the filter is a prudent routine procedure.
Low Noise Differential Circuits
The LT1567 is an optimum analog building for designing
single supply differential circuits to process low level
signals. Figure 3 shows a single ended to differential
amplifier driving a 1st order differential RC filter. The
differential output of Figure 3 is a function of input (V
IN
)
and the V
REF
voltage on Pin 5. (The range of the V
REF
voltage on Pin 5 in Figures 3, 4 and 5 is the common mode
input voltage range parameter under Electrical
Characteristics.)The graph of Figure 3 shows the differen-
tial signal-to-noise ratio for a gain of 2 and a gain of 10.
Increasing the differential gain increases the differential
signal-to-noise ratio. The equivalent input noise is equal to
the output noise divided by the gain. For example, with a
gain equal to 2 (R2 = R1 = 200) and a gain equal to 10
(R2 = 1k, R1 = 200), the equivalent input noise is 4.59nV/
Hz and 2.04nV/Hz respectively. The V
REF
voltage on Pin
5 can be set by a voltage divider or a reference voltage
source. To maximize the unclipped LT1567 output swing,
the DC output voltage should be set at V
+
/2. However, if
V
INDC
(the input DC voltage) is within the range of V
REF
,
then V
REF
can be equal to V
INDC
. The input signal can also
be AC coupled to the input resistor, R1, and V
REF
set to the
DC voltage of the circuit following the amplifier. For
example, V
REF
might be set to 1.2V to bias the input of an
I and Q modulator used in broadband communication
systems.
LT1567
11
1567fa
APPLICATIO S I FOR ATIO
WUU
U
V
OUT1
V
OUT2
C
V
DIFF
R
R
f
–3dB
=
R2
R1
R2
R1
V
OUT1
= –
R2
R1
V
DIFF
= V
OUT2
– V
OUT1
= 2 • • (V
IN
– V
REF
)
• V
IN
+ • V
REF
V
OUT2
= –V
OUT1
+ 2 V
REF
+ 1
1
4π • R • C
f
ηBW
= f
ηBW
IS THE NOISE BANDWIDTH
1.57
4π • R • C
()
+
+
7
6
600
600
2
1
3
5
8
V
IN
V
REF
LT1567
0.1µF
7pF
R2R1
150
V
+
V
+
0.1µF
4
V
1567 F03a
V
DIFF
(V
RMS
)
SIGNAL-TO-NOISE RATIO (dB)
90
100
1567 F03b
80
70
1.5
3
110
0.5
1
2.5
2
V
+
= 5V
f
3dB
= 2.55MHz
f
NBW
= 4MHz
V
DIFF
GAIN = 10
R1 = 200
R2 = 1k
V
DIFF
GAIN = 2
R1 = R2 = 200
Figure 3. A Single Ended to Differential Amplifier
Differential Output Signal-to-Noise Ratio
(for a Sinewave Signal)
LT1567
12
1567fa
APPLICATIO S I FOR ATIO
WUU
U
1567 F04a
f
–3dB
=
V
OUT1
= –V
IN2
+ 2V
REF
V
OUT2
= –V
IN1
+ 2V
REF
COMMON MODE V
OUT
IS 2V
REF
– (COMMON MODE V
IN
)
V
DIFF
= V
OUT2
– V
OUT1
= V
IN2
– V
IN1
1
4π • R • C
f
ηBW
= f
ηBW
IS THE NOISE BANDWIDTH
1.57
4π • R • C
V
OUT1
V
OUT2
C
V
DIFF
R
R
+
+
7
6
600
600
2
1
3
5
8
V
IN2
V
IN1
V
REF
LT1567
0.1µF
7pF
604604
150
V
+
V
+
0.1µF
4
V
Figure 4. A Differential Buffer/Driver
Figure 4 shows an LT1567 single supply differential buffer
driving a differential 1st order RC filter. The V
REF
voltage
is subject to the common mode (DC BIAS) limits in the
spec table. Within this constraint, V
REF
can be used to
adjust the output common mode level, as noted in Figure
4. For example, in a single 5V power supply circuit, if the
input common mode DC voltage is 1.1V and V
REF
is 1.8V,
then the output common mode DC voltage is 2.5V.
Figure 5 shows a low noise differential to single ended
amplifier and 1st order lowpass filter. The input common
mode rejection depends on the matching of resistors R1
and R3 and the LT1567 inverter gain tolerance (common
mode rejection is at least 38dB up to 1MHz with 1%
resistors and 5% inverter gain tolerance). The DC voltage
at the amplifier’s output (V
OUT
) is V
REF
.
Output Drive
The output of the LT1567 op amp (Pin 1) can typically
provide at least ±20mA. The minimum resistive load to
ground that Pin 1 or Pin 7 can drive depends on the
feedback resistor and the peak output voltage. For ex-
ample, the differential driver circuit in Figure 4 is operating
with a single 5V supply, V
REF
and V
INDC
are equal to 2.5V
and the peak AC signal (V
INAC
) is 1V. If the outputs provide
1.66mA to the feedback resistors (1V/604), then 18.34mA
is available to drive a resistive load. With the peak output
voltage at 3.5V (2.5V DC plus 1V peak AC), the outputs can
drive resistive loads of 191 or greater.

LT1567CMS8#TRPBF

Mfr. #:
Manufacturer:
Analog Devices Inc.
Description:
Active Filter 1.4nV/Rt.Hz 180MHz Filt Building Block
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union