MC74LCX573DTR2

© Semiconductor Components Industries, LLC, 2008
March, 2008 - Rev. 8
1 Publication Order Number:
MC74LCX573/D
MC74LCX573
Low-Voltage CMOS
Octal Transparent Latch
Flow Through Pinout
With 5 V-Tolerant Inputs and Outputs
(3-State, Non-Inverting)
The MC74LCX573 is a high performance, non-inverting octal
transparent latch operating from a 2.3 to 3.6 V supply. High
impedance TTL compatible inputs significantly reduce current
loading to input drivers while TTL compatible outputs offer improved
switching noise performance. A V
I
specification of 5.5 V allows
MC74LCX573 inputs to be safely driven from 5.0 V devices.
The MC74LCX573 contains 8 D-type latches with 3-state standard
outputs. When the Latch Enable (LE) input is HIGH, data on the Dn
inputs enters the latches. In this condition, the latches are transparent,
i.e., a latch output will change state each time its D input changes.
When LE is LOW, the latches store the information that was present
on the D inputs a setup time preceding the HIGH-to-LOW transition
of LE. The 3-state standard outputs are controlled by the Output
Enable (OE) input. When OE is LOW, the standard outputs are
enabled. When OE is HIGH, the standard outputs are in the high
impedance state, but this does not interfere with new data entering into
the latches. The LCX573 flow through design facilitates easy PC
board layout.
Features
Designed for 2.3 to 3.6 V V
CC
Operation
5.0 V Tolerant - Interface Capability With 5.0 V TTL Logic
Supports Live Insertion and Withdrawal
I
OFF
Specification Guarantees High Impedance When V
CC
= 0 V
LVTTL Compatible
LVCMOS Compatible
24 mA Balanced Output Sink and Source Capability
Near Zero Static Supply Current in All Three Logic States (10 mA)
Substantially Reduces System Power Requirements
Latchup Performance Exceeds 500 mA
ESD Performance: Human Body Model >2000 V
Machine Model >200 V
Pb-Free Packages are Available
20
1
MARKING
DIAGRAMS
A = Assembly Location
L, WL = Wafer Lot
Y, YY = Year
W, WW = Work Week
G = Pb-Free Package
G = Pb-Free Package
(Note: Microdot may be in either location)
SOIC-20
DW SUFFIX
CASE 751D
LCX573
AWLYYWWG
TSSOP-20
DT SUFFIX
CASE 948E
SOEIAJ-20
M SUFFIX
CASE 967
74LCX573
AWLYWWG
20
1
See detailed ordering and shipping information in the package
dimensions section on page 3 of this data sheet.
ORDERING INFORMATION
http://onsemi.com
LCX
573
ALYWG
G
MC74LCX573
http://onsemi.com
2
Figure 1. Pinout (Top View)
Figure 2. Logic Diagram
1920 18 17 16 15 14
21 34567
V
CC
13
8
12
9
11
10
O0 O1 O2 O3 O4 O5 O6 O7 LE
OE
D0 D1 D2 D3 D4 D5 D6 D7 GND
O0
D0
O1
D1
O2
D2
O3
D3
O4
D4
O5
D5
O6
D6
O7
D7
nLE
Q
D
nLE
Q
D
nLE
Q
D
nLE
Q
D
nLE
Q
D
nLE
Q
D
nLE
Q
D
nLE
Q
D
LE
OE
2
3
4
5
6
7
8
9
19
18
17
16
15
14
13
12
11
1
PIN NAMES
FUNCTION
Output Enable Input
Latch Enable Input
Data Inputs
3-State Latch Outputs
PINS
OE
LE
D0-D7
O0-O7
TRUTH TABLE
INPUTS OUTPUTS
OE LE Dn On OPERATING MODE
L
L
H
H
H
L
H
L
Transparent (Latch Disabled); Read Latch
L
L
L
L
h
l
H
L
Latched (Latch Enabled) Read Latch
L L X NC Hold; Read Latch
H L X Z Hold; Disabled Outputs
H
H
H
H
H
L
Z
Z
Transparent (Latch Disabled); Disabled Outputs
H
H
L
L
h
l
Z
Z
Latched (Latch Enabled); Disabled Outputs
H = High Voltage Level;
h = High Voltage Level One Setup Time Prior to the Latch Enable High-to-Low Transition
L = Low Voltage Level
l = Low Voltage Level One Setup Time Prior to the Latch Enable High-to-Low Transition
NC = No Change, State Prior to the Latch Enable High-to-Low Transition
X = High or Low Voltage Level or Transitions are Acceptable
Z = High Impedance State
For I
CC
Reasons DO NOT FLOAT Inputs
MC74LCX573
http://onsemi.com
3
MAXIMUM RATINGS
Symbol Parameter Value Condition Unit
V
CC
DC Supply Voltage -0.5 to +7.0 V
V
I
DC Input Voltage -0.5 V
I
+7.0 V
V
O
DC Output Voltage -0.5 V
O
+7.0 Output in 3-State V
-0.5 V
O
V
CC
+ 0.5 Output in HIGH or LOW State (Note 1) V
I
IK
DC Input Diode Current -50 V
I
< GND mA
I
OK
DC Output Diode Current -50 V
O
< GND mA
+50 V
O
> V
CC
mA
I
O
DC Output Source/Sink Current ±50 mA
I
CC
DC Supply Current Per Supply Pin ±100 mA
I
GND
DC Ground Current Per Ground Pin ±100 mA
T
STG
Storage Temperature Range -65 to +150 °C
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
1. I
O
absolute maximum rating must be observed.
RECOMMENDED OPERATING CONDITIONS
Symbol Parameter Min Typ Max Unit
V
CC
Supply Voltage Operating
Data Retention Only
2.0
1.5
2.5, 3.3
2.5, 3.3
3.6
3.6
V
V
I
Input Voltage 0 5.5 V
V
O
Output Voltage (HIGH or LOW State)
(3-State)
0
0
V
CC
5.5
V
I
OH
HIGH Level Output Current V
CC
= 3.0 V - 3.6 V
V
CC
= 2.7 V - 3.0 V
V
CC
= 2.3 V - 2.7 V
-24
-12
-8
mA
I
OL
LOW Level Output Current V
CC
= 3.0 V - 3.6 V
V
CC
= 2.7 V - 3.0 V
V
CC
= 2.3 V - 2.7 V
+ 24
+ 12
+ 8
mA
T
A
Operating Free-Air Temperature -55 +125 °C
Dt/DV
Input Transition Rise or Fall Rate, V
IN
from 0.8 V to 2.0 V, V
CC
= 3.0 V 0 10 ns/V
ORDERING INFORMATION
Device Package Shipping
MC74LCX573DW SOIC-20 38 Units / Rail
MC74LCX573DWG SOIC-20
(Pb-Free)
38 Units / Rail
MC74LCX573DWR2 SOIC-20 1000 Tape & Reel
MC74LCX573DWR2G SOIC-20
(Pb-Free)
1000 Tape & Reel
MC74LCX573DT TSSOP-20* 75 Units / Rail
MC74LCX573DTG TSSOP-20* 75 Units / Rail
MC74LCX573DTR2 TSSOP-20* 2000 Tape & Reel
MC74LCX573DTR2G TSSOP-20* 2000 Tape & Reel
MC74LCX573M SOEIAJ-20 40 Units / Rail
MC74LCX573MG SOEIAJ-20
(Pb-Free)
40 Units / Rail
MC74LCX573MEL SOEIAJ-20 2000 Tape & Reel
For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
*This package is inherently Pb-Free.

MC74LCX573DTR2

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
Latches 2-3.6V Octal 3-State
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union