ICL7663SAIBA

4
FN3180.6
October 2, 2015
Functional Diagram
Sense Pin Input Threshold V
CL
-0.5- V
Input-Output Saturation
Resistance (Note 3)
R
SAT
V+
IN
= 2V, I
OUT1
= 1mA - 170 350
V+
IN
= 9V, I
OUT1
= 2mA - 50 100
V+
IN
= 15V, I
OUT1
= 5mA - 35 70
Load Regulation V
OUT
I
OUT
1mA < I
OUT2
< 20mA - 1 3
50A < I
OUT1
< 5mA - 2 10
Available Output Current
(V
OUT2
)
I
OUT2
3V V
IN
16V, V
IN
- V
OUT2
= 1.5V 40 - - mA
Negative Tempco Output
(Note 4)
V
TC
Open Circuit Voltage - 0.9 - V
I
TC
Maximum Sink Current 0 8 2.0 mA
Temperature Coefficient V
TC
T
Open Circuit - +2.5 - mV/°C
Minimum Load Current I
L(MIN)
Includes V
SET
Divider T
A
= 25°C - - 1.0 A
0°C < T
A
< 70°C - 0.2 5.0 A
-25°C < T
A
< 85°C - 0.2 5.0 A
NOTES:
3. This parameter refers to the saturation resistance of the MOS pass transistor. The minimum input-output voltage differential at low current (under
5mA), can be determined by multiplying the load current (including set resistor current, but not quiescent current) by this resistance.
4. This output has a positive temperature coefficient. Using it in combination with the inverting input of the regulator at V
SET
, a negative
coefficient results in the output voltage. See Figure 9 for details. Pin will not source current.
5. All pins are designed to withstand electrostatic discharge (ESD) levels in excess of 2000V.
6. All significant improvements over the industry standard ICL7663 are highlighted.
Electrical Specifications Specifications Below Applicable to Both ICL7663S and ICL7663SA, Unless Otherwise Specified. V+
IN
= 9V,
V
OUT
= 5V, T
A
= 25°C, Unless Otherwise Specified. Notes 4, 5. See Test Circuit, Figure 7 (Continued)
PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS
C
REF
B
A
V
OUT1
V
OUT2
SENSE
V
SET
V
TC
SHUTDOWN
GND
3
2
1
6
7
5
4
V+
IN
8
GND
ICL7663S
5
FN3180.6
October 2, 2015
Typical Performance Curves
FIGURE 1. V
OUT2
OUTPUT VOLTAGE AS A FUNCTION OF
OUTPUT CURRENT
FIGURE 2. V
OUT1
INPUT-OUTPUT DIFFERENTIAL vs
OUTPUT CURRENT
FIGURE 3. V
OUT2
INPUT-OUTPUT DIFFERENTIAL vs
OUTPUT CURRENT
FIGURE 4. NPUT POWER SUPPLY REJECTION RATIO
FIGURE 5. QUIESCENT CURRENT AS A FUNCTION OF
INPUT VOLTAGE
FIGURE 6. QUIESCENT CURRENT AS A FUNCTION OF
TEMPERATURE
5.000
4.995
4.990
4.985
4.980
4.975
4.970
4.965
4.960
4.955
4.950
V
OUT
(V)
10
-2
10
-1
10
0
10
1
10
2
10
-3
I
OUT
(mA)
T
A
= 25°C
V+ = 9.0V
2.0
1.8
1.6
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0
02468101214161820
T
A
= 25°C
V+
IN
= 15V
V+
IN
- V
OUT
1 (V)
I
OUT1
(mA)
V+
IN
= 9V
V+
IN
= 2V
I
OUT2
(mA)
V+
IN
- V
OUT
1 (V)
2.0
1.8
1.6
1.4
1.2
1.0
0.8
0.6
0.4
0.2
0
0 5 10 15 20 25 30 35 40 45 50
V+
IN
= 9V
T
A
= 25°C
V+
IN
= 2V
V+
IN
= 15V
10
-2
10
-1
10
0
10
1
10
2
1k
100
90
80
70
60
50
40
30
20
10
0
PSRR (dB)
FREQUENCY (Hz)
V
IN
= 9.0V
V
IN
= 2V
T
A
= -20°C
5.0
4.5
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0
0 2 4 6 8 10 12 14 16
V+
IN
(V)
I
O
(A)
T
A
= -25°C
T
A
= -70°C
5.00
4.75
4.50
4.25
4.00
3.75
3.50
3.25
3.00
2.75
2.50
I
O
(A)
V+ = 15V
V+ = 9V
V+ = 2V
-20 0 20 40 60 80
TEMPERATURE (°C)
ICL7663S
6
FN3180.6
October 2, 2015
Detailed Description
The ICL7663S is a CMOS integrated circuit incorporating all
the functions of a voltage regulator plus protection circuitry
on a single monolithic chip. Referring to the Functional
Diagram, the main blocks are a bandgap-type voltage
reference, an error amplifier, and an output driver with both
PMOS and NPN pass transistors.
The bandgap output voltage, trimmed to 1.29V 15mV for
the ICL7663SA, and the input voltage at the V
SET
terminal
are compared in amplifier A. Error amplifier A drives a
P-channel pass transistor which is sufficient for low (under
about 5mA) currents. The high current output is passed by
an NPN bipolar transistor connected as a follower. This
configuration gives more gain and lower output impedance.
Logic-controlled shutdown is implemented via a N-Channel
MOS transistor. Current-sensing is achieved with
comparator C, which functions with the V
OUT2
terminal. The
ICL7663S has an output (V
TC
) from a buffer amplifier (B),
which can be used in combination with amplifier A to
generate programmable-temperature-coefficient output
voltages.
The amplifier, reference and comparator circuitry all operate
at bias levels well below 1A to achieve extremely low
quiescent current. This does limit the dynamic response of
the circuits, however, and transients are best dealt with
outside the regulator loop.
Basic Operation
The ICL7663S is designed to regulate battery voltages in the
5V to 15V region at maximum load currents of about 5mA to
30mA. Although intended as low power devices, power
dissipation limits must be observed. For example, the power
dissipation in the case of a 10V supply regulated down to 2V
with a load current of 30mA clearly exceeds the power
dissipation rating of the Mini-DIP:
(10 - 2) (30) (10
-3
) = 240mW
The circuit of Figure 8 illustrates proper use of the device.
CMOS devices generally require two precautions: every
input pin must go somewhere, and maximum values of
applied voltages and current limits must be rigorously
observed. Neglecting these precautions may lead to, at the
least, incorrect or nonoperation, and at worst, destructive
device failure. To avoid the problem of latchup, do not apply
inputs to any pins before supply voltage is applied.
Input Voltages - The ICL7663S accepts working inputs of
1.5V to 16V. When power is applied, the rate-of-rise of the
input may be hundreds of volts per microsecond. This is
potentially harmful to the regulators, where internal
operating currents are in the nanoampere range. The
0.047F capacitor on the device side of the switch will limit
inputs to a safe level around 2V/s. Use of this capacitor is
suggested in all applications. In severe rate-of-rise cases, it
may be advisable to use an RC network on the SHutDowN
pin to delay output turn-on. Battery charging surges,
transients, and assorted noise signals should be kept from
the regulators by RC filtering, zener protection, or even
fusing.
Output Voltages - The resistor divider R
2
/R
1
is used to
scale the reference voltage, V
SET
, to the desired output
using the formula V
OUT
= (1 + R
2
/R
1
) V
SET
. Suitable
arrangements of these resistors, using a potentiometer,
enables exact values for V
OUT
to be obtained. In most
applications the potentiometer may be eliminated by using
the ICL7663SA. The ICL7663SA has V
SET
voltage
guaranteed to be 1.29V 15mV and when used with 1%
tolerance resistors for R
1
and R
2
the initial output voltage
will be within 2.7% of ideal.
The low leakage current of the V
SET
terminal allows R
1
and
R
2
to be tens of megohms for minimum additional quiescent
drain current. However, some load current is required for
proper operation, so for extremely low-drain applications it is
necessary to draw at least 1A. This can include the current
for R
2
and R
1
.
Output voltages up to nearly the V
IN
supply may be obtained
at low load currents, while the low limit is the reference
voltage. The minimum input-output differential in each
regulator is obtained using the V
OUT1
, terminal. The input-
output differential increases to 1.5V when using V
OUT2
.
Output Currents - Low output currents of less than 5mA are
obtained with the least input-output differential from the
V
OUT1
terminal (connect V
OUT2
to V
OUT1
). Where higher
currents are needed, use V
OUT2
(V
OUT1
, should be left
open in this case).
SHDN
V
OUT2
V
OUT1
V
TC
V
SET
SENSE
GND
1A MIN
+
-
I
Q
S
2
S
1
R
CL
R
2
R
L
C
L
R
1
(7663 ONLY)
V
OUT
ON
OFF
S
3
1M
1.4V < V
SHDN
< V+
IN
0.047F
+
-
M
NOTES:
7. S
1
when closed disables output current limiting.
8. Close S
2
for V
OUT1
, open S
2
for V
OUT2
.
9. IQ quiescent currents measured at GND pin by meter M.
10. S
3
when ON, permits normal operation, when OFF, shuts down
both V
OUT1
and V
OUT2
.
FIGURE 7. ICL7663S TEST CIRCUIT
ICL7663S

ICL7663SAIBA

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
IC REG LINEAR POS ADJ 8SOIC
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union