74LV00 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 4 — 9 December 2015 9 of 14
NXP Semiconductors
74LV00
Quad 2-input NAND gate
Fig 10. Package outline SOT402-1 (TSSOP14)
81,7 $

$

$

E
S
F '

(
 
H +
(
/ /
S
4 =\ZY ș
5()(5(1&(6
287/,1(
9(56,21
(8523($1
352-(&7,21
,668('$7(
,(& -('(& -(,7$
PP





















R
R
 
',0(16,216PPDUHWKHRULJLQDOGLPHQVLRQV
1RWHV
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
3ODVWLFLQWHUOHDGSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG


627 02


Z 0
E
S
'
=
H

 


ș
$
$

$

/
S
4
GHWDLO;
/
$

+
(
(
F
Y 0
$
;
$
\
  PP
VFDOH
76623SODVWLFWKLQVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP
627
$
PD[

SLQLQGH[
74LV00 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 4 — 9 December 2015 10 of 14
NXP Semiconductors
74LV00
Quad 2-input NAND gate
Fig 11. Package outline SOT762-1 (DHVQFN14)
5HIHUHQFHV
2XWOLQH
YHUVLRQ
(XURSHDQ
SURMHFWLRQ
,VVXHGDWH
,(& -('(& -(,7$
627
02
VRWBSR


8QLW
PP
PD[
QRP
PLQ
   
 
$

'LPHQVLRQVPPDUHWKHRULJLQDOGLPHQVLRQV
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
'+94)1SODVWLFGXDOLQOLQHFRPSDWLEOHWKHUPDOHQKDQFHGYHU\WKLQTXDGIODWSDFNDJHQROHDGV
WHUPLQDOVERG\[[PP
627
$
E

F'

'
K
(

(
K

HH
N
N
/Y

Z\
       
\
    

PP
VFDOH
WHUPLQDO
LQGH[DUHD
$
$
F
/
(
K
'
K
N
E



'
(
WHUPLQDO
LQGH[DUHD
H
H
H
&
\
&
\
$&%
Y
&
Z
GHWDLO;
$%
;
74LV00 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet Rev. 4 — 9 December 2015 11 of 14
NXP Semiconductors
74LV00
Quad 2-input NAND gate
13. Abbreviations
14. Revision history
Table 10. Abbreviations
Acronym Description
CMOS Complementary Metal Oxide Semiconductor
DUT Device Under Test
ESD ElectroStatic Discharge
HBM Human Body Model
MM Machine Model
TTL Transistor-Transistor Logic
Table 11. Revision history
Document ID Release date Data sheet status Change notice Supersedes
74LV00 v.4 20151209 Product data sheet - 74LV00 v.3
Modifications:
Type number 74LV00N (SOT27-1) removed.
74LV00 v.3 20071220 Product data sheet - 74LV00 v.2
Modifications:
The format of this data sheet has been redesigned to comply with the new identity guidelines
of NXP Semiconductors.
Legal texts have been adapted to the new company name where appropriate.
Section 3: DHVQFN14 package added.
Section 7: derating values added for DHVQFN14 package.
Section 12: outline drawing added for DHVQFN14 package.
74LV00 v.2 19980420 Product specification - 74LV00 v.1
74LV00 v.1 19970203 Product specification - -

74LV00D,118

Mfr. #:
Manufacturer:
Nexperia
Description:
Logic Gates QUAD 2-INPUT NAND
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union