Data Sheet ADP130
Rev. C | Page 5 of 20
ABSOLUTE MAXIMUM RATINGS
Table 3.
Parameter Rating
VIN to GND −0.3 V to +3.6 V
VBIAS to GND −0.3 V to +6 V
EN to GND −0.3 V to VBIAS
VOUT to GND −0.3 V to VIN
Storage Temperature Range −65°C to +150°C
Operating Temperature Range −40°C to +125°C
Operating Junction Temperature 125°C
Lead Temperature (Soldering, 10 sec) 300°C
Stresses above those listed under absolute maximum ratings
may cause permanent damage to the device. This is a stress
rating only and functional operation of the device at these or
any other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
THERMAL DATA
Absolute maximum ratings apply only individually, not in combi-
nation. The ADP130 may be damaged when junction temperature
limits are exceeded. Monitoring ambient temperature does not
guarantee that the junction temperature is within the specified
temperature limits. In applications with high power dissipation
and poor thermal resistance, the maximum ambient temperature
may need to be derated.
In applications with moderate power dissipation and low PCB
thermal resistance, the maximum ambient temperature can exceed
the maximum limit as long as the junction temperature is within
specification limits. The junction temperature (T
J
) of the device
is dependent on the ambient temperature (T
A
), the power
dissipation of the device (P
D
), and the junction-to-ambient thermal
resistance of the package (θ
JA
). T
J
is calculated using the
following formula:
T
J
= T
A
+ (P
D
× θ
JA
)
The junction-to-ambient thermal resistance (θ
JA
) of the package
is based on modeling and calculation using a four-layer board.
The junction-to-ambient thermal resistance is highly dependent
on the application and board layout. In applications where high
maximum power dissipation exists, close attention to thermal
board design is required. The value of θ
JA
may vary, depending on
PCB material, layout, and environmental conditions. The specified
values of θ
JA
are based on a four-layer, 4 in × 3 in circuit board.
For details about board construction, refer to JEDEC JESD51-7.
Ψ
JB
is the junction-to-board thermal characterization parameter
with units of °C/W. Ψ
JB
of the package is based on modeling and
calculation using a four-layer board. The JEDEC JESD51-12
document, Guidelines for Reporting and Using Package Thermal
Information, states that thermal characterization parameters are
not the same as thermal resistances. Ψ
JB
measures the component
power flowing through multiple thermal paths rather than a single
path, as in thermal resistance (θ
JB
). Therefore, Ψ
JB
thermal paths
include convection from the top of the package as well as radiation
from the package, factors that make Ψ
JB
more useful in real world
applications. Maximum junction temperature (T
J
) is calculated
from the board temperature (T
B
) and power dissipation (P
D
), using
the following formula:
T
J
= T
B
+ (P
D
× Ψ
JB
)
Refer to the JEDEC JESD51-8 and JESD51-12 documents for
more detailed information about Ψ
JB
.
THERMAL RESISTANCE
θ
JA
and Ψ
JB
are specified for the worst-case conditions, that is, a
device soldered in a circuit board for surface-mount packages.
Table 4. Thermal Resistance
Package Type θ
JA
Ψ
JB
Unit
5-Lead TSOT 170 43 °C/W
ESD CAUTION