74ACTQ16374SSCX

www.fairchildsemi.com 4
74ACTQ16374
AC Electrical Characteristics
Note 8: Voltage Range 5.0 is 5.0V 0.5V.
AC Operating Requirements
Note 9: Voltage Range 5.0 is 5.0V 0.5V.
V
CC
T
A
25 CT
A
40 C to 85 C
Symbol Parameter (V)
C
L
50 pF C
L
50 pF
Units
(Note 8) Min Typ Max Min Max
f
MAX
Maximum Clock Frequency 5.0 71 67 MHz
t
PLH
Propagation Delay 5.0 3.1 5.3 7.9 3.1 8.4
ns
t
PHL
CP to O
n
3.0 5.1 7.3 3.0 7.8
t
PZH
Output Enable Time 5.0 2.5 4.7 7.4 2.5 7.9
ns
t
PZL
3.0 5.4 8.0 2.0 8.5
t
PHZ
Output Disable Time 5.0 2.1 5.1 7.9 2.1 8.2
ns
t
PLZ
2.0 4.8 7.4 2.0 7.9
V
CC
T
A
25 CT
A
40 C to 85 C
Symbol Parameter (V)
C
L
50 pF C
L
50 pF
Units
(Note 9) Typ Guaranteed Limits
t
S
Setup Time, HIGH or LOW 5.0 0.7 3.0 3.0 ns
Input to Clock
t
H
Hold Time, HIGH or LOW 5.0 0.8 1.0 1.0 ns
Input to Clock
t
W
CP Pulse Width, 5.0 1.5 5.0 5.0 ns
HIGH or LOW
5 www.fairchildsemi.com
74ACTQ16374
Extended AC Electrical Characteristics
Note 10: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase
(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).
Note 11: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load
capacitors in the standard AC load. This specification pertains to single output switching only.
Note 12: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device.
The specification applies to any outputs switching HIGH-to-LOW (t
OSHL
), LOW-to-HIGH (t
OSLH
), or any combination switching LOW-to-HIGH and/or HIGH-
to-LOW (t
OST
).
Note 13: 3-STATE delays are load dominated and have been excluded from the datasheet.
Note 14: The Output Disable Time is dominated by the RC network (500
, 250 pF) on the output and has been excluded from the datasheet.
Capacitance
T
A
40 C to 85 C
C
L
50 pF T
A
40 C to 85 C
Symbol Parameter 16 Outputs Switching
C
L
250 pF
Units
(Note 10) (Note 11)
Min Typ Max Min Max
t
PLH
Propagation Delay 4.7 13.3 6.6 16.3
ns
t
PHL
Data to Output 4.6 11.4 6.4 15.5
t
PZH
Output Enable Time 3.5 10.4
(Note 13) ns
t
PZL
3.8 10.9
t
PHZ
Output Disable Time 3.4 8.5
(Note 14) ns
t
PLZ
3.1 8.1
t
OSHL
Pin to Pin Skew
1.3 ns
(Note 12) HL Data to Output
t
OSLH
Pin to Pin Skew
2.1 ns
(Note 12) LH Data to Output
t
OST
Pin to Pin Skew
4.0 ns
(Note 12) LH/HL Data to Output
Symbol Parameter Typ Units Conditions
C
IN
Input Capacitance 4.5 pF V
CC
5.0V
C
PD
Power Dissipation Capacitance 30 pF V
CC
5.0V
www.fairchildsemi.com 6
74ACTQ16374
FACT Noise Characteristics
The setup of a noise characteristics measurement is critical
to the accuracy and repeatability of the tests. The following
is a brief description of the setup used to measure the
noise characteristics of FACT.
Equipment:
Hewlett Packard Model 8180A Word Generator
PC-163A Test Fixture
Tektronics Model 7854 Oscilloscope
Procedure:
1. Verify Test Fixture Loading: Standard Load 50 pF,
500
.
2. Deskew the HFS generator so that no two channels
have greater than 150 ps skew between them. This
requires that the oscilloscope be deskewed first. It is
important to deskew the HFS generator channels
before testing. This will ensure that the outputs switch
simultaneously.
3. Terminate all inputs and outputs to ensure proper load-
ing of the outputs and that the input levels are at the
correct voltage.
4. Set the HFS generator to toggle all but one output at a
frequency of 1 MHz. Greater frequencies will increase
DUT heating and effect the results of the measure-
ment.
5. Set the HFS generator input levels at 0V LOW and 3V
HIGH for ACT devices and 0V LOW and 5V HIGH for
AC devices. Verify levels with an oscilloscope.
V
OHV
and V
OLP
are measured with respect to ground reference.
Input pulses have the following characteristics: f
1MHz, t
r
3ns,
t
f
3 ns, skew 150 ps.
FIGURE 1. Quiet Output Noise Voltage Waveforms
V
OLP
/V
OLV
and V
OHP
/V
OHV
:
Determine the quiet output pin that demonstrates the
greatest noise levels. The worst case pin will usually be
the furthest from the ground pin. Monitor the output volt-
ages using a 50
coaxial cable plugged into a standard
SMB type connector on the test fixture. Do not use an
active FET probe.
Measure V
OLP
and V
OLV
on the quiet output during the
worst case transition for active and enable. Measure
V
OHP
and V
OHV
on the quiet output during the worst
case active and enable transition.
Verify that the GND reference recorded on the oscillo-
scope has not drifted to ensure the accuracy and repeat-
ability of the measurements.
V
ILD
and V
IHD
:
Monitor one of the switching outputs using a 50
coaxial
cable plugged into a standard SMB type connector on
the test fixture. Do not use an active FET probe.
First increase the input LOW voltage level, V
IL
, until the
output begins to oscillate or step out a min of 2 ns. Oscil-
lation is defined as noise on the output LOW level that
exceeds V
IL
limits, or on output HIGH levels that exceed
V
IH
limits. The input LOW voltage level at which oscilla-
tion occurs is defined as V
ILD
.
Next decrease the input HIGH voltage level on the, V
IH
,
until the output begins to oscillate or steps out a min of 2
ns. Oscillation is defined as noise on the output LOW
level that exceeds V
IL
limits, or on output HIGH levels
that exceed V
IH
limits. The input HIGH voltage level at
which oscillation occurs is defined as V
IHD
.
Verify that the GND reference recorded on the oscillo-
scope has not drifted to ensure the accuracy and repeat-
ability of the measurements.
FIGURE 2. Simultaneous Switching Test Circuit

74ACTQ16374SSCX

Mfr. #:
Manufacturer:
ON Semiconductor / Fairchild
Description:
Flip Flops 16-Bit D Flip-Flop
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union