TC7W74FU/FK
2014-11-18
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic
TC7W74FU, TC7W74FK
D-Type Flip Flop with Preset and Clear
The TC7W74 is a high speed C
2
MOS D Flip Flop fabricated
with silicon gate C
2
MOS technology.
It achieves the high speed operation similar to equivalent
LSTTL while maintaining the C
2
MOS low power dissipation.
The signal level applied to the D INPUT is transferred to Q
OUTPUT during the positive going transition of the CLOCK pulse
CLEAR and PRESET are independent of the CLOCK and are
accomplished by setting the appropriate input to an “L” level
Input is equipped with protection circuits against static discharge
or transient excess voltage.
Features
• High speed: f
MAX
= 77 MHz (typ.) at V
CC
= 5 V
• Low power dissipation: I
CC
= 2 µA (max) at Ta = 25°C
• High noise immunity: V
NIH
= V
NIL
= 28% V
CC
(min)
• Output drive capability: 10 LSTTL loads
• Symmetrical output impedance: |I
OH
| = I
OL
= 4 mA (min)
• Balanced propagation delays: t
pLH
t
pHL
• Wide operating voltage range: V
CC
(opr) = 2 to 6 V
Marking
TC7W74FU
(SM8)
TC7W74FK
-P-0.65: 0.02 g (typ.)
SSOP8-P-0.50A: 0.01 g (typ.)
7W74FU
7W74FK
Start of commercial production
1992-