IN
1
IN
2
D
1
D
2
S
1
S
2
V– V+
GND NC
S
4
S
3
D
4
D
3
IN
4
IN
3
Dual-In-Line
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
Top View
S
1
NC
S
2
IN
3
V–
D
3
V+
D
4
NC
IN
4
NC
NC
GND
IN
2
NC
D
2
S
4
D
1
S
3
IN
1
Key
Top View
LCC
910111213
4
5
6
7
8
1231920
14
15
16
17
18
DG201A_MIL
DG201A_MIL
DG201A_MIL/202_MIL
Vishay Siliconix
Document Number: 70036
S-00405—Rev. G, 21-Feb-00
www.vishay.com FaxBack 408-970-5600
4-1
Monolithic Quad SPST CMOS Analog Switches
(Obsolete for non-hermetic. Use DG201B/202B as pin-for-pin replacements.)
  
15-V Input Range
Low Off Leakage—I
D(on)
: 0.1 nA
Low On-Resistance—r
DS(on)
: 115
44-V Maximum Supply Ratings
TTL and CMOS Compatible
Wide Input Range
Low Distortion Switching
Can Be Driven from Comparators or
Op Amps Without Limiting Resistors
Disk Drives
Radar Systems
Communications Systems
Sample-and-Hold

The DG201A_MIL and DG202_MIL are quad SPST analog
switches designed to provide accurate switching over a wide
range of input signals. When combining a low on-resistance
and a wide signal range (15 V) with low charge-transfer
these devices are well suited for industrial and military
applications.
Built on Vishay Siliconix’ high voltage metal gate process to
achieve optimum switch performance, each switch conducts
equally well in both directions when on. When off these
switches will block up to 30 V peak-to-peak and have a 44-V
absolute maximum power supply rating.
These two devices are differentiated by the type of switch
actions (See Truth Table).
The DG201A_MIL/202_MIL are available in hermetic
packages. For plastic packages, use the DG201B/202B as
pin-for-pin replacements.
     
Logic DG201A_MIL DG202_MIL
0 ON OFF
1 OFF ON
Logic “0” 0.8 V
Logic “1” 2.4 V
DG201A_MIL/202_MIL
Vishay Siliconix
www.vishay.com S FaxBack 408-970-5600
4-2
Document Number: 70036
S-00405—Rev. G, 21-Feb-00
ORDERING INFORMATION
Temp Range Package Part Number
55 125 C
16 Pi C DIP
DG201AAK
55 125 C
16 Pi C DIP
DG201AAK/883, JM38510/12302BEA
–55 to 125_C 16-Pin CerDIP 7705301EA
DG202AK
DG202AK/883
55 125 C
16
-
Pin Sidebraze
JM38510/12302BEC
–55 to 125_C
16
-
Pin
Sidebraze
7705301EC
LCC-20 77053012A
ABSOLUTE MAXIMUM RATINGS
Voltages Referenced to V–
V+ 44 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
GND 25 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Digital Inputs
a
V
S
, V
D
(V–) –2 V to (V+) +2 V . . . . . . . . . . . . . . . . . . . . . . . . . .
or 20 mA, whichever occurs first
Current, Any Terminal Except S or D 30 mA. . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous Current, S or D 20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Peak Current, S or D
(Pulsed at 1 ms, 10% duty cycle max) 70 mA. . . . . . . . . . . . . . . . . . . . . . . . . .
Storage Temperature (K, Z Suffix) –65 to 150_C. . . . . . . . . . . . . . . . .
(J, Y Suffix) –65 to 125_ C. . . . . . . . . . . . . . . . .
Power Dissipation (Package)b
16-Pin CerDIP and Sidebraze
c
900 mW. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
LCC-20
d
750 mW. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Notes:
a. Signals on S
X
, D
X
, or IN
X
exceeding V+ or V– will be clamped by internal
diodes. Limit forward diode current to maximum current ratings.
b. All leads welded or soldered to PC Board.
c. Derate 12 mW/_C above 75_C
d. Derate 10 mW/_C above 75_C
SCHEMATIC DIAGRAM (TYPICAL CHANNEL)
FIGURE 1.
V+
IN
X
V–
GND
+
S
D
V–
V+
DG201A_MIL/202_MIL
Vishay Siliconix
Document Number: 70036
S-00405—Rev. G, 21-Feb-00
www.vishay.com S FaxBack 408-970-5600
4-3

Test Conditions
Unless Specified
A Suffix
–55 to 125_C
Parameter Symbol
V+ = 15 V, V– = –15V
V
IN
= 2.4 V, 0.8 V
f
Temp
b
Min
d
Typ
c
Max
d
Unit
Analog Switch
Analog Signal Range
e
V
ANALOG
Full –15 15 V
Drain
-
Source On
-
Resistance
r
DS(on)
V
D
=
10 V, I
S
=
1 mA
Room 115 175
W
Drain
-
Source
On
-
Resistance
r
DS(on)
V
D
=
10
V
,
I
S
=
1
mA
Full 250
W
Source Off
Leakage Current
I
S(off)
V
S
= 14 V, V
D
= 14 V
Room
Full
–1
–100
0.02 1
100
A
Drain Off Leakage Current I
D(off)
V
D
= 14 V, V
S
= 14 V
Room
Full
–1
–100
0.02 1
100
nA
Drain On Leakage Current I
D(on)
V
S
= V
D
= 14 V
Room
Full
–1
–200
0.15 1
200
Digital Control
Input Current with
ItVlt Hih
I
INH
V
IN
= 2.4 V
Room
Full
–1
–1
–0.0004
A
p
Input Voltage High
I
INH
V
IN
= 15 V
Room
Full
0.003 1
10
mA
Input Current with
Input Voltage Low
I
INL
V
IN
= 0 V
Room
Full
–1
–10
–0.0004
Dynamic Characteristics
Turn-On Time t
ON
See Switching Time
T t Ci it
Room 480 600
ns
Turn-Off Time t
OFF
g
Test Circuit
Room 370 450
ns
Charge Injection Q
C
L
= 1000 pF, V
g
= 0 V
R
g
= 0 W
Room 20 pC
Source-Off Capacitance C
S(off)
V
S
=
0 V, V
IN
=
5 V, f
=
1 MHz
Room 5
F
Drain-Off Capacitance C
D(off)
V
S
=
0
V
,
V
IN
=
5
V
,
f
=
1
MHz
Room 5
pF
Channel On Capacitance
C
D(on)
+
C
S(on)
V
D
= V
S
= 0 V, V
IN
= 0 V
f = 1 MHz
Room 16
pF
Off Isolation OIRR
V
IN
=
5 V, R
L
=
75 W
Room 70
dB
Channel-to-Channel
Crosstalk
X
TALK
V
IN
=
5
V
,
R
L
=
75
W
V
S
= 2 V, f = 100 kHz
Room 90
dB
Power Supply
Positive Supply Current I+
All Channels On or Off
Room 0.9 2
mA
Negative Supply Current I–
All
Channels
On
or
Off
Room –1 –0.3
mA
Notes:
a. Refer to PROCESS OPTION FLOWCHART.
b. Room = 25_C, Full = as determined by the operating temperature suffix.
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
e. Guaranteed by design, not subject to production test.
f. V
IN
= input voltage to perform proper function.

77053012A

Mfr. #:
Manufacturer:
Maxim Integrated
Description:
Analog Switch ICs Quad SPST CMOS Analog Switch
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet