DS1033Z-8+T

DS1033
4 of 6
ABSOLUTE MAXIMUM RATINGS*
Voltage on Any Pin Relative to Ground -1.0V to +6.0V
Operating Temperature 0°C to 70°C
Storage Temperature -55°C to +125°C
Soldering Temperature 260°C for 10 seconds
Short Circuit Output Current 50 mA for 1 second
* This is a stress rating only and functional operation of the device at these or any other conditions above
those indicated in the operation sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods of time may affect reliability.
DC ELECTRICAL CHARACTERISTICS (T
A
=0°C to 70°C)
PARAMETER SYMBOL TEST
CONDITION
MIN TYP MAX UNITS
Supply Voltage V
CC
2.7 3.3 3.6 V
Active Current I
CC
V
CC
=3.6V
Period=1µs
25 mA
High Level Input Voltage V
IH
2.0
V
CC
+0.5
V
Low Level Input Voltage V
IL
-0.5 0.8 V
Input Leakage I
L
0VV
I
V
CC
-1.0 1.0
µA
High Level Output Current I
OH
V
CC
=2.7V
V
OH
=2V
-1.0 mA
Low Level Output Current I
OL
V
CC
=2.7V
V
OL
=0.4V
8mA
AC ELECTRICAL CHARACTERISTICS (T
A
=+25°C)
PARAMETER SYMBOL MIN TYP MAX UNITS NOTES
Period t
PERIOD
2 (t
WI
)ns2
Input Pulse Width t
WI
100% of
Tap Delay
ns 2
Input-to-Tap Output Delay t
PLH,
t
PHL
Table 1 ns
Output Rise or Fall Time t
OR,
t
OF
2.0
3.0
2.5
3.5
ns
ns
3
4
Power-up Time t
PU
100 ms
CAPACITANCE (T
A
=+25°C)
PARAMETER SYMBOL MIN TYP MAX UNITS NOTES
Input Capacitance C
IN
10 pF
DS1033
5 of 6
TEST CONDITIONS
Ambient Temperature: 25°C ±=3°C
Supply Voltage (V
CC
): 3.3V ±=0.1V
Input Pulse:
High: 3.0V ±=0.1V
Low: 0.0V ±=0.1V
Source Impedance: 50=max.
Rise and Fall Time: 3.0 ns max. - Measured between 0.6V and 2.4V.
Pulse Width: 500 ns
Pulse Period: 1 µs
Output Load Capacitance: 15 pF
Output: Each output is loaded with the equivalent of one 74F04 input gate.
Data is measured at the 1.5V level on the rising and falling edges.
Note: The above conditions are for test only and do not restrict the devices under other data sheet
conditions.
TIMING DIAGRAM
NOTES:
1. All voltages are referenced to ground.
2. Pulse width and duty cycle specifications may be exceeded; however, accuracy will be application-
sensitive with respect to de-coupling, layout, etc.
3. V
CC
=3.3V ±=10%.
4. V
CC
=2.7V.
DS1033
6 of 6
TERMINOLOGY
Period: The time elapsed between the leading edge of the first pulse and the leading edge of the
following pulse.
t
WI
(Pulse Width): The elapsed time on the pulse between the 1.5 volt point on the leading edge and the
1.5 volt point on the trailing edge, or the 1.5 volt point on the trailing edge and the 1.5 volt point on the
leading edge.
t
RISE
(Input Rise Time): The elapsed time between the 20% and the 80% point on the leading edge of the
input pulse.
t
FALL
(Input Fall Time): The elapsed time between the 80% and the 20% point on the trailing edge on the
input pulse.
t
PLH
(Time Delay, Rising): The elapsed time between the 1.5 volt point on the leading edge of the input
pulse and the 1.5 volt point on the leading edge of the output pulse.
t
PHL
(Time Delay, Falling): The elapsed time between the 1.5 volt point on the falling edge of the input
pulse and the 1.5 volt point on the falling edge of the output pulse.

DS1033Z-8+T

Mfr. #:
Manufacturer:
Maxim Integrated
Description:
IC DELAY LINE 8NS 8SOIC
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union