1 of 19 REV: 070706
Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device
may be simultaneously available through various sales channels. For information about device errata, click here: www.maxim-ic.com/errata
.
FEATURES
8-Bit 8051-Compatible Microcontroller
Adapts to Task at Hand
8 or 32 kbytes of Nonvolatile RAM for
Program and/or Data Memory Storage
Initial Downloading of Software in End
System via On-Chip Serial Port
Capable of Modifying Its Own Program
and/or Data Memory in End Use
Crashproof Operation
Maintains All Nonvolatile Resources for 10
Years in the Absence of V
CC
at Room
Temperature
Power-Fail Reset
Early Warning Power-Fail Interrupt
Watchdog Timer
Software Security Feature
Executes Encrypted Software to Prevent
Unauthorized Disclosure
On-Chip, Full-Duplex Serial I/O Ports
Two On-Chip Timer/Event Counters
32 Parallel I/O Lines
Compatible with Industry Standard 8051
Instruction Set and Pinout
Optional Permanently Powered Real-Time
Clock (DS5000T)
PIN ASSIGNMENT
DESCRIPTION
The DS5000(T) Soft Microcontroller Module is a fully 8051-compatible 8-bit CMOS microcontroller that
offers “softness” in all aspects of its application. This is accomplished through the comprehensive use of
nonvolatile technology to preserve all information in the absence of system V
CC
. The internal
program/data memory space is implemented using either 8 or 32 kbytes of nonvolatile CMOS SRAM.
Furthermore, internal data registers and key configuration registers are also nonvolatile. An optional real-
time clock (RTC) gives permanently powered timekeeping. The clock keeps time to a hundredth of a
second using an on-board crystal.
Note: This data sheet provides ordering information, pinout, and electrical specifications. Refer to the
Secure Microcontroller User’s Guide
for operating information.
DS5000(T)
Soft Microcontroller Module
www.maxim-ic.com
1P1.0
2P1.1
3P1.2
4P1.3
5P1.4
6P1.5
7P1.6
8P1.7
9RST
10RXD P3.0
11TXD P3.1
12INT0 P3.2
13INT1 P3.3
14T0 P3.4
15T1 P3.5
16WR P3.6
17RD P3.7
18XTAL2
19XTAL1
20GND
V
CC
40
P0.0 AD039
P0.1 AD138
P0.2 AD237
P0.3 AD336
P0.4 AD435
P0.5 AD534
P0.6 AD633
P0.7 AD732
E
A
31
A
LE30
PSEN29
P2.7 A1528
P2.6 A1427
P2.5 A1326
P2.4 A1225
P2.3 A1124
P2.2 A1023
P2.1 A922
P2.0 A821
40-Pin Enca
p
sulated Packa
g
e
DS5000(T)
DS5000(T)
2 of 19
ORDERING INFORMATION
PART RAM SIZE (kB)
MAX CRYSTAL
SPEED (MHz)
TIMEKEEPING?
DS5000-32-16 32 16 No
DS5000-32-16+ 32 16 No
DS5000T-32-16 32 16 Yes
DS5000T-32-16+ 32 16 Yes
+ Denotes a lead-free package.
DS5000(T) BLOCK DIAGRAM Figure 1
DS5000(T)
3 of 19
PIN DESCRIPTION
PIN NAME FUNCTION
1–8 P1.0–P1.7 General-Purpose I/O Port 1
9 RST
Active-High Reset Input. A logic 1 applied to this pin will activate a reset state.
This pin is pulled down internally so this pin can be left unconnected if not used.
10 P3.0/RXD
General-Purpose I/O Port Pin 3.0/Receive Signal for On-Board UART. This pin
should not be connected directly to a PC COM port.
11 P3.1/TXD
General-Purpose I/O Port Pin 3.1/Transmit Signal for On-Board UART. This pin
should not be connected directly to a PC COM port.
12 P3.2/INT0 General-Purpose I/O Port Pin 3.2/Active-Low External Interrupt 0
13 P3.3/INT1 General-Purpose I/O Port Pin 3.3/Active-Low External Interrupt 1
14 P3.4/T0 General-Purpose I/O Port Pin 3.4/Timer 0 Input
15 P3.5/T1 General-Purpose I/O Port Pin 3.5/Timer 1 Input
16 P3.6/WR
General-Purpose I/O Port Pin 3.6/Active-Low Write Strobe for Expanded Bus
Operation
17 P3.7/RD
General-Purpose I/O Port Pin 3.7/Active-Low Read Strobe for Expanded Bus
Operation
18, 19
XTAL2,
XTAL1
Crystal Connection. Used to connect an external crystal to the internal oscillator.
XTAL1 is the input to an inverting amplifier and XTAL2 is the output.
20 GND Logic Ground
21–28
P2.0–P2.7/
A8–A15
General-Purpose I/O Port 2/MSB of the Expanded Address Bus
29
PSEN
Active-Low Program Store Enable. Used to enable an external program memory
when using the expanded bus. It is normally an output and should be unconnected
if not used. PSEN also is used to invoke the bootstrap loader. At this time, PSEN is
pulled down externally. This should only be done once the DS5000(T) is already in
a reset state. The device that pulls down should be open drain since it must not
interfere with PSEN under normal operation.
30 ALE
Address Latch Enable. Used to demultiplex the multiplexed expanded address/data
bus on Port 0. This pin is normally connected to the clock input on a ’373 type
transparent latch. When using a parallel programmer, this pin also assumes the
PROG function for programming pulses.
31
EA
Active-Low External Access. This pin forces the DS5000(T) to behave like an
8031. No internal memory (or clock) is available when this pin is at a logic low.
Since this pin is pulled down internally, it should be connected to +5V to use NV
RAM. In a parallel programmer, this pin also serves as V
PP
for super voltage
pulses.
32-39
P0.7–P0.0/
AD7–AD0
General-Purpose I/O Port 0/Multiplexed Expanded Address/Data Bus. This port is
open drain and cannot drive a logic 1. It requires external pullups. When used in
the multiplexed expanded address data/bus mode, this pin does not require pullups.
40 V
CC
+5V Power Supply

DS5000T-32-16+

Mfr. #:
Manufacturer:
Description:
Microcontrollers - MCU 8-bit Microcontrollers - MCU Soft MCU Chip
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet