MP38873– 15A, 16V, HIGH FREQUENCY STEP-DOWN WITH SYNCHRONOUS GATE DRIVER
MP38873 Rev. 0.9 www.MonolithicPower.com 10
9/17/2009 MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2009 MPS. All Rights Reserved.
tantalum, or low ESR electrolytic capacitors are
recommended. Low ESR capacitors are
preferred to keep the output voltage ripple low.
The output voltage ripple can be estimated by:
××
+×
×
×
=Δ
2Cf8
1
R
V
V
1
Lf
V
V
S
ESR
IN
OUT
S
OUT
OUT
Where L is the inductor value and R
ESR is the
equivalent series resistance (ESR) value of the
output capacitor.
In the case of ceramic capacitors, the
impedance at the switching frequency is
dominated by the capacitance. The output
voltage ripple is mainly caused by the
capacitance. For simplification, the output
voltage ripple can be estimated by:
×
×××
=
IN
OUT
2
S
OUT
OUT
V
V
1
2CLf8
V
V
In the case of tantalum or electrolytic capacitors,
the ESR dominates the impedance at the
switching frequency. For simplification, the
output ripple can be approximated to:
ESR
IN
OUT
S
OUT
OUT
R
V
V
1
Lf
V
V ×
×
×
=
The characteristics of the output capacitor also
affect the stability of the regulation system. The
MP38873 can be optimized for a wide range of
capacitance and ESR values.
Compensation Components
MP38873 employs current mode control for
easy compensation and fast transient response.
The system stability and transient response are
controlled through the COMP pin. COMP pin is
the output of the internal error amplifier. A
series capacitor-resistor combination sets a
pole-zero combination to control the
characteristics of the control system. The DC
gain of the voltage feedback loop is given by:
OUT
FB
VEACSLOADVDC
V
V
AGRA ×××=
Where A
VEA is the error amplifier voltage gain,
9600V/V; G
CS is the current sense
transconductance, 12.8A/V; R
LOAD is the load
resistor value.
The system has two poles of importance. One
is due to the compensation capacitor (C3), the
output resistor of error amplifier. The other is
due to the output capacitor and the load resistor.
These poles are located at:
VEA
EA
1P
A3C2
G
f
××π
=
LOAD
2P
R2C2
1
f
××π
=
Where, G
EA is the error amplifier
transconductance, 2.4mA/V.
The system has one zero of importance, due to
the compensation capacitor (C3) and the
compensation resistor (R3). This zero is located
at:
3R3C2
1
f
1Z
××π
=
The system may have another zero of
importance, if the output capacitor has a large
capacitance and/or a high ESR value. The zero,
due to the ESR and capacitance of the output
capacitor, is located at:
ESR
ESR
R2C2
1
f
××π
=
In this case (as shown in Figure 3), a third pole
set by the compensation capacitor (C6) and the
compensation resistor (R3) is used to
compensate the effect of the ESR zero on the
loop gain. This pole is located at:
3R6C2
1
f
3P
××π
=
The goal of compensation design is to shape
the converter transfer function to get a desired
loop gain. The system crossover frequency
where the feedback loop has the unity gain is
important. Lower crossover frequencies result
in slower line and load transient responses,
while higher crossover frequencies could cause
system unstable. A good rule of thumb is to set
the crossover frequency to approximately one-
tenth of the switching frequency. The Table 3
lists the typical values of compensation
components for some standard output voltages
with various output capacitors and inductors.
The values of the compensation components
have been optimized for fast transient.
MP38873 – 15A, 16V, HIGH FREQUENCY STEP-DOWN WITH SYNCHRONOUS GATE DRIVER
MP38873 Rev. 0.9 www.MonolithicPower.com 11
9/17/2009 MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2009 MPS. All Rights Reserved.
Table 3—Compensation Values for Typical Output Voltage / Capacitor
V
OUT
(V)
L1
(µH)
C2,
Ceramic
(µF)
C2, Poscap
(µF)/ESR(m)
R3
(k)
C3
(nF)
C6
(pF)
1.2 0.82 100X2 None 2.2 10 100
1.2 0.82 47 330/ 9/ 6.3V 5.49 3.3 560
1.8 0.82 47 330/ 9/ 6.3V 8.25 2.2 390
2.5 1.2 47 330/ 9/ 6.3V 11.5 1.5 270
3.3 1.3 47 220/ 18/ 6.3V 8.06 2.7 680
5 1.8 47 220/ 18/ 6.3V 16 1 100
To optimize the compensation components
the following procedure can be used.
1. Choose the compensation resistor (R3) to set
the desired crossover frequency. Determine the
R3 value by the following equation:
FB
OUT
CSEA
C
V
V
GG
f2C2
3R ×
×
××π
=
Where f
C is the desired crossover frequency.
2. Choose the compensation capacitor (C3) to
achieve the desired phase margin. For
applications with typical inductor values, setting
the compensation zero, f
Z1, below one forth of
the crossover frequency provides sufficient
phase margin. Determine the C3 value by the
following equation:
C
f3R2
4
3C
××π
>
3. Determine if the second compensation
capacitor (C6) is required. It is required if the
ESR zero of the output capacitor is located at
less than half of the switching frequency, or the
following relationship is valid:
2
f
R2C2
1
S
ESR
<
××π
If this is the case, then add the second
compensation capacitor (C6) to set the pole f
P3
at the location of the ESR zero. Determine the
C6 value by the equation:
3R
R2C
6C
ESR
×
=
PCB Layout Guide
PCB layout is very important to achieve stable
operation. Please follow these guidelines and
take Figure 4 for references.
1) Keep the path of switching current short
and minimize the loop area formed by Input
cap, high-side and low-side MOSFETs.
2) Keep the connection of low-side MOSFET
between SW pin and input power ground
as short and wide as possible.
3) Ensure all feedback connections are short
and direct. Place the feedback resistors
and compensation components as close to
the chip as possible.
4) Route SW away from sensitive analog
areas such as FB.
5) Connect IN, SW, and especially GND
respectively to a large copper area to cool
the chip to improve thermal performance
and long-term reliability.
Top Layer
MP38873 – 15A, 16V, HIGH FREQUENCY STEP-DOWN WITH SYNCHRONOUS GATE DRIVER
MP38873 Rev. 0.9 www.MonolithicPower.com 12
9/17/2009 MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2009 MPS. All Rights Reserved.
Bottom Layer
Figure 4—PCB Layout
External Bootstrap Diode
An external bootstrap diode may enhance the
efficiency of the regulator. The applicable
conditions of external BST diode are:
z V
OUT
=5V or 3.3V; and
z Duty cycle is high: D=
IN
OUT
V
V
>65%
In these cases, an external BST diode is
recommended from the output of the voltage
regulator to BST pin, as shown in Figure.5
MP38873
SW
BST
C
L
BST
C
5V or 3.3V
OUT
External BST Diode
IN4148
+
Figure 5—Add Optional External Bootstrap
Diode to Enhance Efficiency
The recommended external BST diode is
IN4148, and the BST cap is 0.1~1µF.
Output Voltage Tracking and Sequencing
The MP38873 allows the user to program how
its output voltage ramps during startup by
means of the SS pin. Through this pin, the
output voltage can be set to either
coincidentally or rationally track another output
voltage, as shown below.
OUTPUT VOLTAGE
MP38873
FB
SW
SS
L
1
R
1
R
1
R
2
V
OUT2
R
2
V
OUT2
V
OUT2
V
OUT1
V
OUT1
C
OUT1
V
OUT1
MP38873
FB
SW
SS
L
2
R
3
R
4
R
2
= R
4
(a) Coincidentally Tracking (a) Rationally Tracking
R
3
> R
1
C
OUT2
V
OUT2
MP38873
FB
SW
SS
L
1
R
1
R
2
C
OUT1
V
OUT1
MP38873
FB
SW
SS
L
2
R
3
R
4
R
2
= R
4
R
3
> R
1
C
OUT2
V
OUT2
Figure 6—Output Voltage Tracking

MP38873DL-LF-Z

Mfr. #:
Manufacturer:
Monolithic Power Systems (MPS)
Description:
Switching Voltage Regulators 15A 16V 400kHz Step Dwn w/Sync Gate Drvr
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet