4
FN8128.4
August 13, 2015
Submit Document Feedback
Block Diagram
Watchdog
Timer Reset
Data
Register
Command
Decode &
Control
Logic
SI
SO
SCK
CS
/WDI
V
CC
Reset &
Watchdog
Timebase
Power-on and
Generation
V
TRIP
+
-
RESET/RESET
Reset
Low Voltage
Status
Register
Protect Logic
4K Bits
4K Bits
8K Bits
EEPROM Array
Watchdog Transition
Detector
WP
X5163 = RESET
X5165 = RESET
V
CC
Threshold
Reset Logic
Pin Description
PIN
(SOIC/PDIP) PIN TSSOP NAME FUNCTION
1 1 CS/WDI Chip Select Input.
CS HIGH, deselects the device and the SO output pin is at a high impedance
state. Unless a nonvolatile write cycle is underway, the device will be in the standby power mode.
CS
LOW enables the device, placing it in the active power mode. Prior to the start of any
operation after power-up, a HIGH to LOW transition on CS
is required Watchdog Input. A HIGH
to LOW transition on the WDI pin restarts the Watchdog timer. The absence of a HIGH to LOW
transition within the watchdog time out period results in RESET
/RESET going active.
22SOSerial Output. SO is a push/pull serial data output pin. A read cycle shifts data out on this pin. The
falling edge of the serial clock (SCK) clocks the data out.
36WPWrite Protect. The WP
pin works in conjunction with a nonvolatile WPEN bit tolock the setting
of the Watchdog Timer control and the memory write protect bits.
47V
SS
Ground
58SISerial Input. SI is a serial data input pin. Input all opcodes, byte addresses, and memory data on this
pin. The rising edge of the serial clock (SCK) latches the input data. Send all opcodes (Table 1),
addresses and data MSB first.
69SCKSerial Clock. The Serial Clock controls the serial bus timing for data input and output. The rising edge
of SCK latches in the opcode, address, or data bits present on the SI pin. The falling edge of SCK
changes the data output on the SO pin.
7 13 RESET
/
RESET
Reset Output. RESET/RESET is an active LOW/HIGH, open drain output which goes active
whenever V
CC
falls below the minimum V
CC
sense level. It will remain active until V
CC
rises above
the minimum V
CC
sense level for 200ms. RESET/RESET goes active if the Watchdog Timer is
enabled and CS
remains either HIGH or LOW longer than the selectable Watchdog time out
period. A falling edge of CS
will reset the Watchdog Timer. RESET/RESET goes active on power-
up at 1V and remains active for 200ms after the power supply stabilizes.
814V
CC
Supply Voltage
3-5,10-12 NC No internal connections
X5163, X5165
5
FN8128.4
August 13, 2015
Submit Document Feedback
Principles Of Operation
Power-on Reset
Application of power to the X5163, X5165 activates a Power-
on Reset Circuit. This circuit goes active at 1V and pulls the
RESET
/RESET pin active. This signal prevents the system
microprocessor from starting to operate with insufficient
voltage or prior to stabilization of the oscillator. When V
CC
exceeds the device V
TRIP
value for 200ms (nominal) the
circuit releases RESET
/RESET, allowing the processor to
begin executing code.
Low Voltage Monitoring
During operation, the X5163, X5165 monitors the V
CC
level
and asserts RESET/RESET
if supply voltage falls below a
preset minimum V
TRIP
. The RESET/RESET signal prevents
the microprocessor from operating in a power fail or
brownout condition. The RESET/RESET signal remains
active until the voltage drops below 1V. It also remains active
until V
CC
returns and exceeds V
TRIP
for 200ms.
Watchdog Timer
The Watchdog Timer circuit monitors the microprocessor
activity by monitoring the WDI input. The microprocessor
must toggle the CS
/WDI pin periodically to prevent a
RESET
/RESET signal. The CS/WDI pin must be toggled
from HIGH to LOW prior to the expiration of the watchdog
time out period. The state of two nonvolatile control bits in
the Status Register determine the watchdog timer period.
The microprocessor can change these watchdog bits, or
they may be “locked” by tying the WP
pin LOW and setting
the WPEN bit HIGH.
V
CC
Threshold Reset Procedure
The X5163, X5165 has a standard V
CC
threshold (V
TRIP
)
voltage. This value will not change over normal operating
and storage conditions. However, in applications where the
standard V
TRIP
is not exactly right, or for higher precision in
the V
TRIP
value, the X5163, X5165 threshold may be
adjusted.
Setting the V
TRIP
Voltage
This procedure sets the V
TRIP
to a higher voltage value. For
example, if the current V
TRIP
is 4.4V and the new V
TRIP
is
4.6V, this procedure directly makes the change. If the new
setting is lower than the current setting, then it is necessary
to reset the trip point before setting the new value.
To set the new V
TRIP
voltage, apply the desired V
TRIP
threshold to the V
CC
pin and tie the CS/WDI pin and the WP
pin HIGH. RESET
and SO pins are left unconnected. Then
apply the programming voltage V
P
to both SCK and SI and
pulse CS
/WDI LOW then HIGH. Remove V
P
and the
sequence is complete.
Resetting the V
TRIP
Voltage
This procedure sets the V
TRIP
to a “native” voltage level. For
example, if the current V
TRIP
is 4.4V and the V
TRIP
is reset,
the new V
TRIP
is something less than 1.7V. This procedure
must be used to set the voltage to a lower value.
To reset the V
TRIP
voltage, apply a voltage between 2.7 and
5.5V to the V
CC
pin. Tie the CS/WDI pin, the WP pin, AND
THE SCK pin HIGH. RESET
and SO pins are left
unconnected. Then apply the programming voltage V
P
to the
SI pin ONLY and pulse CS
/WDI LOW then HIGH. Remove V
P
and the sequence is complete.
SCK
SI
V
P
V
P
CS
FIGURE 1. SET V
TRIP
VOLTAGE
SCK
SI
V
CC
V
P
CS
FIGURE 2. RESET V
TRIP
VOLTAGE
X5163, X5165
6
FN8128.4
August 13, 2015
Submit Document Feedback
V
TRIP
PROGRAMMING
APPLY 5V TO V
CC
DECREMENT V
CC
RESET PIN
GOES ACTIVE?
MEASURED V
TRIP
DESIRED V
TRIP
DONE
EXECUTE
SEQUENCE
RESET V
TRIP
SET V
CC
= V
CC
APPLIED =
DESIRED V
TRIP
EXECUTE
SEQUENCE
SET V
TRIP
NEW V
CC
APPLIED =
OLD V
CC
APPLIED + ERROR
(V
CC
= V
CC
- 50MV)
EXECUTE
SEQUENCE
RESET V
TRIP
NEW V
CC
APPLIED =
OLD V
CC
APPLIED - ERROR
ERROR > -EMAX
ERROR < EMAX
YES
NO
ERROR > EMAX
EMAX = MAXIMUM DESIRED ERROR
FIGURE 3. V
TRIP
PROGRAMMING SEQUENCE FLOW CHART
1
2
3
4
8
7
6
5
X5163, X5165
V
TRIP
ADJ.
PROGRAM
NC
NC
V
P
RESET V
TRIP
TEST
V
TRIP
SET V
TRIP
NC
RESET
4.7K
4.7K
10K
10K
+
FIGURE 4. SAMPLE V
TRIP
RESET CIRCUIT
X5163, X5165

X5163S8I-2.7

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
IC CPU SUPRV 16K EE RST LO 8SOIC
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union