1
®
FN6311.1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774
| Intersil (and design) and XDCP are registered trademarks of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2006, 2009. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
ISL22419
Single Digitally Controlled Potentiometer (XDCP™)
Low Noise, Low Power, SPI
®
Bus, 128 Taps,
Wiper
Only
The ISL22419 integrates a single digitally controlled
potentiometer (DCP) and non-volatile memory on a
monolithic CMOS integrated circuit.
The digitally controlled potentiometer is implemented with a
combination of resistor elements and CMOS switches. The
position of the wiper is controlled by the user through the SPI
serial interface. The potentiometer has an associated
volatile Wiper Register (WR) and a non-volatile Initial Value
Register (IVR) that can be directly written to and read by the
user. The contents of the WR controls the position of the
wiper. At power-up the device recalls the content of the
DCP’s IVR to the WR.
The DCP can be used as a voltage divider in a wide variety
of applications including control, parameter adjustments, AC
measurement and signal processing.
Features
128 resistor taps
SPI serial interface
Non-volatile storage of wiper position
Wiper resistance: 70Ω typical @ 3.3V
Shutdown mode
Shutdown current 5µA max
Power supply: 2.7V to 5.5V
•50kΩ or 10kΩ total resistance
High reliability
- Endurance: 1,000,000 data changes per bit per register
- Register data retention: 50 years @ T+55°C
8 Lead MSOP
Pb-free (RoHS compliant)
Pinout
ISL22419
(8 LD MSOP)
TOP VIEW
1
2
3
4
8
7
6
5
SDO
CS
SDI
V
CC
SCK
GND
SHDN
RW
Ordering Information
PART
NUMBER
PART
MARKING
RESISTANCE OPTION
(kΩ)
TEMP. RANGE
(°C)
PACKAGE
(Pb-free)
PKG.
DWG. #
ISL22419UFU8Z* 419UZ 50 -40 to +125 8 Ld MSOP M8.118
ISL22419WFU8Z* 419WZ 10 -40 to +125 8 Ld MSOP M8.118
*Add “-TK” suffix for tape and reel. Please refer to TB347 for details on reel specifications.
NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100%
matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations).
Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J
STD-020.
Data Sheet September 8, 2009
O
B
S
O
L
E
T
E
P
R
O
D
U
C
T
P
O
S
S
I
B
L
E
S
U
B
S
T
I
T
U
T
E
P
R
O
D
U
C
T
I
S
L
2
2
4
1
6
2
FN6311.1
September 8, 2009
Block Diagram
SPI
INTERFACE
V
CC
GND
RW
SCK
SDO
SDI
CS
WR
SHDN
POWER UP
INTERFACE,
CONTROL
AND
STATUS
LOGIC
NON-VOLATILE
REGISTERS
Pin Descriptions
MSOP PIN SYMBOL DESCRIPTION
1 SCK SPI interface clock input
2 SDO Open Drain Data Output of the SPI serial interface
3 SDI Data Input of the SPI serial interface
4CS
Chip Select active low input
5 GND Device ground pin
6SHDN
Shutdown active low input
7 RW “Wper” terminal of DCP
8V
CC
Power supply pin
ISL22419
3
FN6311.1
September 8, 2009
Absolute Maximum Ratings Thermal Information
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65°C to +150°C
Voltage at any Digital Interface Pin
with Respect to GND . . . . . . . . . . . . . . . . . . . . -0.3V to V
CC
+0.3
V
CC
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-0.3V to +6V
Voltage at any DCP pin with Respect to GND . . . . . . . -0.3V to V
CC
I
W
(10s) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±6mA
Latchup (Note 2) . . . . . . . . . . . . . . . . . . Class II, Level B @+125°C
ESD Rating
HBM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5kV
CDM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1kV
Thermal Resistance (Typical, Note 1) θ
JA
(°C/W)
8 Lead MSOP. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 165
Maximum Junction Temperature (Plastic Package). . . . . . . .+150°C
Pb-Free Reflow Profile. . . . . . . . . . . . . . . . . . . . . . . . .see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp
Recommended Operating Conditions
Ambient Temperature . . . . . . . . . . . . . . . . . . . . . . .-40°C to +125°C
V
CC
Voltage for DCP Operation . . . . . . . . . . . . . . . . . . 2.7V to 5.5V
Wiper Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -3mA to 3mA
Power Rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5mW
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and
result in failures not covered by warranty.
ΝΟΤΕΣ:
1. θ
JA
is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
2. Jedec Class II pulse conditions and failure criterion used. Level B exceptions are: using a max positive pulse of 6.5V on the SHDN pin, and using
a max negative pulse of -1V for all pins.
Analog Specifications Over recommended operating conditions unless otherwise stated. Parameters with MIN and/or MAX limits are
100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not
production tested.
SYMBOL PARAMETER TEST CONDITIONS MIN
TYP
(Note 3) MAX UNIT
R
TOTAL
End-to-End Resistance W option 10 kΩ
U option 50 kΩ
End-to-End Resistance Tolerance -20 +20 %
End-to-End Temperature Coefficient W option ±50 ppm/°C
(Note 11)
U option ±80 ppm/°C
(Note 11)
R
W
(Note 11)
Wiper Resistance V
CC
= 3.3V @ +25°C,
wiper current = V
CC
/R
TOTAL
70 Ω
C
W
(Note 11)
Wiper Capacitance
25 pF
I
LkgRW
Leakage on RW Pin
Voltage at pin from GND to V
CC
24µA
VOLTAGE DIVIDER MODE ( measured at R
W
, unloaded)
INL
(Note 7)
Integral Non-linearity -1 1 LSB
(Note 4)
DNL
(Note 6)
Differential Non-linearity Monotonic over all tap positions -0.5 0.5 LSB
(Note 4)
ZSerror
(Note 5)
Zero-scale Error W option 0 1 5 LSB
(Note 4)
U option 0 0.5 2 LSB
(Note 4)
FSerror
(Note 6)
Full-scale Error W option -5 -1 0 LSB
(Note 4)
U option -2 -1 0 LSB
(Note 4)
TC
V
(Notes 8, 11)
Ratiometric Temperature Coefficient DCP register set to 40 hex ±4 ppm/°C
ISL22419

ISL22419WFU8Z

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
IC POT DGTL 128TP LN LP 8-MSOP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union